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This thesis consists of nine publications and an overview of the research topic, which also summarizes the
work. The research described in this thesis concentrates on the design of low-power sensor interfaces for
capacitive 3-axis micro-accelerometers. The primary goal throughout the thesis is to optimize power
dissipation. Because the author made the main contribution to the design of the reference and power
management circuits required, the overview part is dominated by the following research topics: current,
voltage, and temperature references, frequency references, and voltage regulators.
After an introduction to capacitive micro-accelerometers, the work describes the typical integrated readout
electronics of a capacitive sensor on the functional level. The readout electronics can be divided into four
different functional parts, namely the sensor readout itself, signal post-processing, references, and power
management. Before the focus is shifted to the references and further to power management, different ways
to realize the sensor readout are briefly discussed.
Both current and voltage references are required in most analog and mixed-signal systems. A bandgap
voltage reference, which inherently uses at least one current reference, is practical for the generation of an
accurate reference voltage. Very similar circuit techniques can be exploited when implementing a temperature
reference, the need for which in the sensor readout may be justified by the temperature compensation, for
example.
The work introduces non-linear frequency references, namely ring and relaxation oscillators, which are very
suitable for the generation of the relatively low-frequency clock signals typically needed in the sensor
interfaces. Such oscillators suffer from poor jitter and phase noise performance, the quantities of which also
deserve discussion in this thesis.
Finally, the regulation of the supply voltage using linear regulators is considered. In addition to extending the
battery life by providing a low quiescent current, the regulator must be able to supply very low load currents
and operate without off-chip capacitors.
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Tämä väitöskirja koostuu yhdeksästä julkaisusta sekä tutkimusaiheen yhteenvedosta. Väitöskirjassa esitetty
tutkimus keskittyy matalan tehonkulutuksen anturirajapintojen suunnitteluun kapasitiivisille kolmiakselisille
mikromekaanisille kiihtyvyysantureille. Tutkimuksen keskeinen tavoite on tehonkulutuksen optimointi. Koska
kirjoittajan pääasiallinen panos keskittyi tarvittavien referenssi- ja tehonhallintapiirien suunnitteluun, yhteen-
veto-osuutta hallitsee seuraavat tutkimusaiheet: virta-, jännite- ja lämpötilareferenssit, taajuusreferenssit,
sekä jänniteregulaattorit.
Kapasitiivisten mikromekaanisten kiihtyvyysanturien johdannon jälkeen työ esittää tyypillisen integroidun
kapasitiivisen anturin lukuelektroniikan toiminnallisella tasolla. Anturin lukuelektroniikka voidaan jakaa neljään
toiminnalliseen osaan, jotka ovat itse anturin lukeminen, signaalin jälkikäsittely, referenssit, ja tehon hallinta.
Ennen referenssi- ja tehonhallintapiireihin siirtymistä käsitellään lyhyesti erilaisia anturin luvun toteutustapoja.
Sekä virta- että jännitereferenssejä tarvitaan useimmissa analogia- ja analogia-digitaalijärjestelmissä.
Bandgap-jännitereferenssi, joka itsessään sisältää ainakin yhden virtareferenssin, on käytännöllinen tarkan
referenssijännitteen tuottamisessa. Hyvin samanlaisia piiritekniikoita voidaan hyödyntää toteutettaessa
lämpötilareferenssi, jonka tarve anturin lukuelektroniikassa voi liittyä esimerkiksi lämpötilakompensointiin.
Työ esittelee epälineaarisia taajuusreferenssejä, eli rengas- ja relaksaatio-oskillaattoreita, jotka sopivat hyvin
suhteellisen matalataajuisten kellosignaalien muodostamiseen, joita anturin lukuelektroniikassa tyypillisesti
tarvitaan. Kyseiset oskillaattorit kärsivät heikosta jitteri- ja vaihekohinasuorituskyvystä. Näitä suorituskyky-
parametreja tullaan myös käsittelemään tässä väitöskirjassa.
Lopuksi tarkastellaan käyttöjännitesäätelyä lineaaristen regulaattorien avulla. Sen lisäksi, että patterin kestoa
pidennetään pienellä lepotilan virralla, regulaattorin täytyy pystyä syöttämään hyvin pieniä kuormavirtoja sekä
toimimaan ilman ulkoisia kondensaattoreita.
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tributed to the design through the necessary co-design with the ∆Σ sensor front-end
and Dr. M. Saukoski contributed with much valuable advice.
[P7] A 21.2 µA ∆Σ-based interface ASIC for a capacitive 3-axis micro-
accelerometer
The responsibilities for the building blocks of the sensor interface were divided in
such a way that the author had the responsibility for the circuit design, imple-
mentation, and measurements of the frequency reference, the voltage and current
reference, the reference voltage buffers, and the low-dropout regulators considered
in [P6]. The responsibilities relating to the sensor front-end design, implementation,
and measurements have already been explained in the context of [P5]. E. Laulainen
was responsible for the circuit design, implementation, and measurements of the
second prototype of the decimator and he was instructed by Dr. L. Koskinen and
Dr. M. Kosunen. The system measurements were carried out by M. Ka¨ma¨ra¨inen
and the author.
[P8] A micropower ∆Σ-based interface ASIC for a capacitive 3-axis micro-
accelerometer
This publication is an extension of [P7] and thus the responsibilities here were
the same. Furthermore, Mr. M. Pulkkinen assisted in automating the rate table
measurements.
[P9] Impulse sensitivity function-based phase noise study for low-power
source-coupled CMOS multivibrators
The author was responsible for the circuit design, implementation, and measure-
ments of the two low-power frequency references, one of which is considered in [P1].
The instruction of Dr. M. Laiho was significant and Dr. M. Saukoski contributed
with much valuable advice. M. Ka¨ma¨ra¨inen contributed to these designs through
the necessary co-design with the sensor front-ends.
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Symbols and Abbreviations
(a2n/∆f)
1/2 Equivalent acceleration spectral density
α(ω0t) Noise modulating function
α Common-base current gain, α = IC/IE; gain factor; proportion-
ality coefficient
β(s) Transfer function of a feedback network
β Common-emitter current gain, β = IC/IB
βF Feedback factor, βF = RF2/(RF1 +RF2)
x¨ Double time derivative of x, x¨ = d2x/dt2 = a
∆ω Offset frequency
∆ω1/f3 1/f
3 noise corner
∆φ Phase shift
∆Σ Delta-Sigma
δ Parameter indicating a fractional part of an integer value
∆C Capacitance difference, ∆C = CP − CN
∆f Offset frequency
∆IL Load current variation
∆q Charge injection
∆T Measurement time; temperature range
∆t1, ∆t2 Response and settling time of a regulator for a sudden increase
in the load current
∆t3, ∆t4 Response and settling time of a regulator for a sudden decrease
in the load current
∆V Variable actuation voltage; voltage variation
∆VBE Base-emitter voltage difference, ∆VBE = VBE1 − VBE2
∆VC Voltage change across the output capacitors
∆VESR Voltage change across the equivalent series resistance RESR
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∆VG,err Output voltage variation resulting from variations in the closed-
loop gain error, ∆VG,err = VREFGerr
∆V ∗G,err Output voltage variation resulting from random errors in the
closed-loop gain error
∆VGS Gate-source voltage difference, ∆VGS = VGS1 − VGS2
∆VLDR Output voltage variation resulting from variations in the load
current
∆VLNR Output voltage variation resulting from variations in the supply
voltage
∆VOS Variation in the offset voltage
∆V ∗OS Variation in the offset voltage resulting from random errors
∆V ∗random Output voltage variation resulting from a random error source
∆V ∗REF,OS Voltage variation resulting from random errors in the reference
voltage and offset voltage
∆VREF Variation in the reference voltage
∆V ∗REF Variation in the reference voltage resulting from random errors
∆Vsystematic Output voltage variation resulting from a systematic error source
∆VTC Output voltage variation resulting from variations in the temper-
ature
∆VTR,+ Output voltage variation resulting from a sudden increase in the
load current
∆VTR,− Output voltage variation resulting from a sudden decrease in the
load current
∆VTR,max Maximum output voltage variation resulting from a sudden in-
crease or decrease in the load current
x˙ Time derivative of x, x˙ = dx/dt = v
0 Permittivity of the vacuum, 8.85419 · 10−12 F/m
r Relative permittivity
η Process-dependent constant; power efficiency, η = POUT/PIN
ηI Current efficiency, ηI = IOUT/IIN
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Γ(ω0t) Impulse sensitivity function, i.e., a dimensionless, frequency- and
amplitude-independent, 2pi-periodic function that describes the
phase shift in the oscillation waveform as a result of a charge
injection ∆q into a certain oscillator node at a phase angle ω0t
during the oscillation period.
γ1/f Close-in corner frequency for the flicker noise
Γdc Dc value of the impulse sensitivity function Γ(ω0t)
γn, γp Coefficients equal to 2/3 for long-channel NMOS and PMOS
transistors in the saturation
Γrms Rms value of the impulse sensitivity function Γ(ω0t)
γw Close-in corner frequency for the white noise
κ White noise proportionality constant determined by the circuit
parameters
λ Slope of the tangent related to the temperature characteristic of
the base-emitter voltage; channel-length modulation parameter
of the MOS transistor
L(f) Single-sideband phase noise power spectral density
µ Digital output in the temperature reference before scaling
µn Electron mobility
µp Hole mobility
ω Angular frequency, ω = 2pif
ω0 Oscillation frequency
ω1/f 1/f noise corner frequency
ωr Resonance frequency, ωr =
√
k/m
B Bit average
T Mean value of period T
i2n,1/f/∆f Power spectral density of an input flicker noise current
i2n/∆f Power spectral density of an input white noise current
φ1, φ2 Two non-overlapping clock phases
φ∆VBE Clock phase corresponding the integration of the ∆VBE-dependent
current
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φdc Dc value of the excess phase φ(t) for a periodic oscillation wave-
form
φeval Clock phase used to trigger a flip-flop
φrms Rms value of the excess phase φ(t) for a periodic oscillation wave-
form
φVBE Clock phase corresponding the integration of the VBE-dependent
current
φ(t) Time-varying signal phase; output excess phase
σabs,1/f Absolute jitter resulting from the flicker noise
σabs,w Absolute jitter resulting from the white noise
σabs Absolute or long-term jitter
σcc Cycle-to-cycle jitter
σc Cycle jitter
σT Period jitter, standard deviation of period T
τ Time constant, τ = RC
ζ Flicker noise proportionality constant determined by the circuit
parameters
A(s) Transfer function of an amplifier
A(t) Time-varying signal amplitude
A Plate electrode area; current gain of a mirror
a Acceleration
A0, A1 Offset term and scaling factor in the linear temperature scaling
ACL Closed-loop gain
ADD Supply-output gain
AEA Gain of the error amplifier
AE Base-emitter junction area
AIN,REF Supply gain of the voltage reference
AIN,REG Supply gain of the regulator
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AIN Supply gain, AIN = ∆Vout/∆Vin, defined for the whole frequency
spectrum
AOL Open-loop gain
AV Input-output gain
B Output bit
bi i
th bit value
Bout Digital output
bs Bitstream
BWCL Closed-loop bandwidth
c(f) Frequency-dependent scalar constant that describes oscillator’s
phase noise
c(T ) Curvature of the base-emitter voltage resulting from variations
in the temperature
C Capacitance; unit capacitance; timing capacitance; temperature-
independent constant
c Scalar constant that describes oscillator’s phase noise
C0 Sense capacitance; static part of the detection capacitances
CB Bypass capacitance
CB’ Total bypass capacitance, CB’ = CB + CL
ccm(f) Frequency-dependent scalar constant that describes the phase
noise contribution from the mth colored noise sources
CDB Drain-bulk capacitance
CD Total capacitance at the output of an inverting gain stage
CF Feedback capacitance; capacitance in the RC low-pass filter
CGD Gate-drain capacitance
Cint Integration capacitance
CL Load capacitance
CM Miller compensation capacitance
Cnode Capacitance in a certain node
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CN Negative side detection capacitance
cn Fourier coefficient, n ≥ 0
COS Offset storage capacitance
Cox Gate-oxide capacitance per unit area
CO Output capacitance
Cpar Parasitic capacitance
CP Positive side detection capacitance
CS Sampling capacitance
Ctot Total capacitance
cw Scalar constant that describes the phase noise contribution from
the white noise sources
D Damping coefficient
E Energy stored in the capacitor
Etot Total energy stored in the system
F Device excess phase number
f Frequency
f−3dB Frequency at which the response is 3 dB below its peak value
f0dB Unity-gain frequency
f0 Oscillation frequency
f1/f 1/f noise corner frequency
f180◦ Frequency at which the phase margin of the loop gain reduces to
zero
fB Input bandwidth
fc Carrier frequency; 1/f
3 corner frequency
Fes,eff Effective electrostatic force
Fes Electrostatic force, Fes = −∂Etot/∂x
FE External force
Ffb Feedback force
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fN Nyquist frequency
fr Resonance frequency
fS Sampling frequency
GA Transconductance of the amplifier
Gerr Closed-loop gain error
gmd Transconductance of the gain stage in the damping-factor-control
circuitry
gmf Transconductance of the feedforward transconductance stage
gmL Transconductance of the output stage
gm Transconductance
GP Transconductance of the pass device
GBW Gain-bandwidth product
H(s) Transfer function
HC(s), HC(z) Transfer function of a CT and a DT compensator
HF (s), HF (z) Transfer function of a CT and a DT low-pass filter
hφ(t, τ) Impulse response for the excess phase φ(t)
I Current; biasing current; unit current; average charging/discharging
current
i Number of cycle
IA Current consumed by the error amplifier
IB Base current; biasing current
ICTAT Complementary-to-absolute temperature current
IC Collector current
ID Drain current
IE Emitter current
IF Current consumed by the resistive feedback network; pull-down
current, IF = VREF/RF1
IL Load current
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INL Non-linear current
IN Average discharging current
In Amplitude of the injected sinusoidal noise current
in(t) Noise current
IPTAT 2 Proportional-to-square-of-absolute temperature current
IPTAT Proportional-to-absolute temperature current
IP Average charging current; current flowing through the pass de-
vice
IQ Quiescent current
IREF Reference current
IR Current that flows through the replica biasing branch; current
consumed by the voltage reference
Isink Constant-current sink
ISR Slew-rate limited current
Istart-up Start-up current
IS Saturation current of a bipolar transistor; current sensed from
the current flowing through the pass device
ITD Temperature-dependent current
ITI Temperature-independent current
Itrim Programmable current
j Imaginary unit, commonly also denoted by i
K Oversampling ratio
k Spring constant; Boltzmann’s constant, 1.38066 · 10−23 J/K
kB Boltzmann’s constant, 1.38066 · 10−23 J/K
keff Effective spring constant, keff = k + kes
kes Electrostatic spring constant
Kfn Empirical flicker noise coefficient of an NMOS transistor
Kfp Empirical flicker noise coefficient of a PMOS transistor
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KV CO Gain of a voltage-controlled oscillator
L(s) Loop gain, L(s) = A(s)β(s)
L Channel length in a MOS transistor
Ln Channel length in an NMOS transistor
Lp Channel length in a PMOS transistor
LDR Load regulation, LDR = ∆VOUT/∆IOUT at steady-state
LGLF Low-frequency loop gain
LNR Line regulation, LNR = ∆VOUT/∆VIN at steady-state
m Mass; temperature coefficient of the collector current, IC ∝ Tm
N Resolution in bits; number of gain stages in a ring oscillator
n Arbitrary integer greater than zero
P Power dissipation
p Collector current ratio, p = IC1/IC2
pA Error amplifier pole, pA = 1/(2piRACA)
pB Bypass pole, pB = 1/(2piRESRCB’)
PIN Input power
POUT Output power
pO Output pole, pO = 1/[2piRO”(CO + CB’)]
PSR Power supply rejection, PSR = 1/AIN = Vin/Vout, defined for
the whole frequency spectrum
Q Quality factor, Q =
√
km/D; charge
q Electron charge, 1.602 · 10−19 C
qmax Maximum charge displacement across the capacitor on the node
of interest
R Resistance
r Base-emitter junction area ratio, r = AE2/AE1; ratio of the as-
pect ratios of two MOS transistors, r = (W/L)2 / (W/L)1
RA Output resistance of the amplifier
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Ra Resistance of a one-port active circuit
RB Base resistance
rds Output resistance of the PMOS pass device
RESR Equivalent series resistance
RF Resistance in the resistive feedback network; resistance in the RC
low-pass filter
Rf Resistance of a one-port frequency-determining circuit
RL Load resistance
RN Resistance of the nulling resistor
RO,CL Closed-loop output resistance
RO,OL Open-loop output resistance
RO” Resistance in the linear regulator defined as RO”= RO’||(RF1 +
RF2)
RO’ Resistance in the linear regulator defined as RO’ = RL||rds
Rtype-1, Rtype-2 Two types of resistors having different temperature dependencies
S Slope of a voltage waveform
s Laplace variable, s = jω for real frequencies
Sφ(f) Phase noise power spectral density
SV (ω) Output voltage spectrum
Sw Frequency-domain white noise figure of merit
SNR Signal-to-noise ratio
T Absolute temperature
t Time
T1, T2 Charging and discharging time
tc 1/f transition time
tdN High-to-low propagation delay
tdP Low-to-high propagation delay
td Propagation delay
27
tfall Time when a sudden decrease in the load current occurs
trise Time when a sudden increase in the load current occurs
Tr Reference temperature
TC Temperature coefficient
TNEA Total noise equivalent acceleration
V Voltage
v Velocity
V0 Dc bias voltage
V1, V2 Upper and lower threshold voltage in a relaxation oscillator
VBE0 Base-emitter voltage at 0 K
VBE Base-emitter voltage
VBIAS Biasing voltage
VB Biasing voltage
VCTRL Control voltage
VC Amplitude of the voltage waveform across a capacitor
Vc Voltage waveform across a capacitor
VDD Supply voltage
VDO Dropout voltage
VDS,sat Drain-source saturation voltage, VDS,sat = VGS − VTH
VDS Drain-source voltage
Veff,d, Veff,t Overdrive voltage of a differential pair and a tail current source,
Veff = VGS − VTH
Vg0 Bandgap voltage of silicon linearly extrapolated down to 0 K,
Vg0 ≈ 1.206 V
VGS Gate-source voltage
VH Hysteresis voltage, VH = V1 − V2
Vinm Negative part of a differential input voltage
Vinp Positive part of a differential input voltage
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Vint Voltage at the output of an integrator
VIN Input voltage
Vin Input voltage
VNL Non-linear voltage
Vop Amplitude of the differential output waveform
VOS Offset voltage
Voutm Negative part of a differential output voltage
Voutp Positive part of a differential output voltage
VOUT Output voltage
Vout Output voltage
VPTAT 2 Proportional-to-square-of-absolute temperature voltage
VREF Reference voltage
VR Voltage that is forced to be approximately VREF in the replica
biasing circuit
Vr Voltage at the reference temperature Tr
Vswing Voltage swing
VTHn Threshold voltage of an NMOS transistor
VTHp Threshold voltage of a PMOS transistor
VTH Threshold voltage
VTR Transition voltage
VT Thermal voltage, VT = kT/q
W Channel width in a MOS transistor
x Displacement in the x-direction; relative displacement between
the frame and the proof mass, x = xf − xm; generally used
variable
x0 Initial distance between the frame and the proof mass
Xa Reactance of a one-port active circuit
Xf Reactance of a one-port frequency-determining circuit
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xf Displacement of the frame
xm Displacement of the proof mass
z Frequency variable in a discrete-time system, z = ejω for real
frequencies
Za Impedance of a one-port active circuit
zESR ESR zero, zESR = 1/(2piRESRCO)
Zf Impedance of a one-port frequency-determining circuit
zLHP Left-half-plane zero
ZO Ground impedance at the output of a linear regulator
ZP Output impedance of the PMOS pass device
zRHP Right-half-plane zero
Zshunt Shunting impedance resulting from the negative feedback loop of
the linear regulator, Zshunt = (ZP ||ZO)/(βFAOL)
+FB Positive feedback
3D Three-dimensional
A/D Analog-to-digital
ac Alternating current; general symbol for time-varying electrical
signal such as current or voltage
ADC Analog-to-digital converter
ASIC Application-specific integrated circuit
BiCMOS CMOS technology that includes bipolar transistors
C/D Capacitance-to-digital
C/f Capacitance-to-frequency
C/V Capacitance-to-voltage
CDS Correlated double-sampling
CHS Chopper stabilization
CMOS Complementary metal-oxide-semiconductor
CT Continuous-time
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CTAT Complementary-to-absolute temperature
D/A Digital-to-analog
DAC Digital-to-analog converter
dc Direct current; general symbol for time-constant electrical signal
such as current or voltage
DEM Dynamic element matching
DFC Damping-factor-control
DoF Degree of freedom
DSP Digital signal processing
DT Discrete-time
EMI Electromagnetic interference
ESR Equivalent series resistance
FOM Figure of merit
FTS Feedforward transconductance stage
g Gravity of the Earth, 9.81 m/s2
HDO High-dropout
IC Integrated circuit
ISF Impulse sensitivity function
KOH Potassium hydroxide
LC Inductor-capacitor
LDO Low-dropout
LDR Load regulation
LHP Left-half-plane
LNR Line regulation
LPF Low-pass filter
LTI Linear time-invariant
LTV Linear time-variant
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MEMS Microelectromechanical system
MIM Metal-insulator-metal
MOS Metal-oxide-semiconductor
MOSFET Metal-oxide-semiconductor field effect transistor
MSB Most significant bit
NMOS N-channel metal-oxide-semiconductor
OTA Operational transconductance amplifier
OTA-C OTA-capacitor, oscillator topology comprising OTAs and capac-
itors
PCB Printed circuit board
PLL Phase-locked loop
PM Phase modulation; phase margin
PMOS P-channel metal-oxide-semiconductor
ppm Parts per million
PPV Perturbation projection vector
PSD Power spectral density
PSG Phosphosilicate glass
PSR Power supply rejection
PSRR Power supply rejection ratio
PTAT Proportional-to-absolute temperature
PTAT2 Proportional-to-square-of-absolute temperature
RBVP Reverse bandgap voltage principle
RC Resistor-capacitor
RHP Right-half-plane
rms Root-mean-square
RTZ Return-to-zero
S/H Sample-and-hold
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S/s Samples per second
SAR Successive approximation register
SBB Self-balancing bridge
SC Switched-capacitor
SCS Single-crystal silicon
Si Silicon
SiO2 Silicon dioxide
SNR Signal-to-noise ratio
SoC System-on-chip
SOI Silicon-on-insulator
SR Slew-rate
SSB Single-sideband
TC Temperature coefficient
TI Temperature-independent
TNEA Total noise equivalent acceleration
V/F Voltage-to-force
V/I Voltage-to-current
VCO Voltage-controlled oscillator
x/C Displacement-to-capacitance
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1 Introduction
1.1 Background and Motivation
Certainly one of the greatest inventions of the 20th century, the transistor, was
invented at the Bell Telephone Laboratories in 1947 [1]. However, the principle of
the metal-oxide-semiconductor field-effect transistor (MOSFET) was patented for
the first time by J. E. Lilienfeld in 1925 [2]. MOS technologies with n-type transistors
became practical by the early 1960s, and complementary MOS (CMOS) technologies
with both n- and p-type transistors in the mid-1960s. The first integrated circuit
(IC) was built at Texas Instruments in 1958 [3], and this started the revolution of the
semiconductor industry. G. E. Moore, the co-founder of Intel, predicted in 1965 [4]
that the number of components per chip would double every year. Ten years later,
this well-known Moore’s law was redefined by himself in such a way as to state that
the number of components per chip would double every two years. To date, IC
companies have kept up with that pace for over 40 years. At the same time, the
minimum dimensions of a transistor have dropped from about 20 µm to 32 nm [5],
resulting in a huge improvement in the speed of ICs. This exponential development
in the field of microelectronics has increasingly launched new applications, including,
among others, personal computers, laptops, mobile phones, portable music and video
players, and handheld game consoles.
Small integrated devices or systems that combine electrical and mechanical com-
ponents are called microelectromechanical systems (MEMS) [6]. They extend the
fabrication techniques developed for the IC industry, for example by adding springs
and moving structures to devices. MEMS sensors and actuators, which are devices
that convert a non-electrical quantity into an electrical signal and vice versa, re-
spectively, involve additional quantities, such as acceleration, angular velocity, and
pressure, that can be sensed. Micromachining enables transducers to be miniatur-
ized by shrinking their size by orders of magnitude, a significant reduction of the
costs of fabrication, and integration with the electronics on the same silicon chip.
The resonant gate MOS transistor [7], introduced by H. C. Nathanson and R. A.
Wickstrom in 1965, is regarded as the first MEMS device. The first high-volume
microsensor, the pressure sensor, was marketed by National Semiconductor in 1974.
A great effort to fabricate MEMS started in the late 1980s.
One of the most important silicon-based sensors is micromachined inertial sensors
[8], comprising accelerometers and gyroscopes. Accelerometers can be used to detect
the magnitude and direction of the acceleration, i.e., to sense orientation, vibration
and shocks, while gyroscopes can be used to measure the rate of rotation. Since 1990s
MEMS accelerometers have been used extensively in airbags as crash sensors, and
since then motion sensors have become more and more general as a part of different
kinds of systems. The application spectrum of accelerometers is very broad and
34
includes applications in many different fields [9], such as aerospace, automobiles,
biomedicine, the consumer sector, industry, machines, the military, and robotics.
Automotive safety and stability control systems, various navigation and guidance
systems, biomedical activity monitoring, movement detection in portable terminals
and game controllers, vibration monitoring in industrial environments, and safing
and arming in missiles are just a few application examples.
For a long time the MEMS market has comprised mature MEMS devices, such as
inkjet heads, pressure sensors, and accelerometers. However, there are always several
new emerging MEMS devices aiming at commercialization [10], the most promising
of which at present are microbolometers, digital compasses, and oscillators. Yole
De´veloppement expects that as a result of the economic crisis that began at the
end of 2008 the MEMS market will remain flat during the years 2009 and 2010
[11]. The crisis has affected various MEMS markets in different ways. The most
dramatic influence has probably been in the automotive area. Nevertheless, Yole
De´veloppement has estimated that the MEMS inertial market will increase from
1.8 to 3 B$ during the period 2008-2013 [12]. The MEMS inertial market is domi-
nated by automotive and consumer electronics applications. The consumer area is
experiencing the strongest market growth and is expected to overtake the automo-
tive in 2011. The key features of MEMS accelerometers aimed at battery-powered
consumer applications, such as mobile phones, include small size, low power dissi-
pation, and 3-axis sensing [13]. The latest consumer applications of 3-axis MEMS
accelerometers include Nintendo Wii game controllers and the Apple iPhone.
1.2 Organization of the Thesis
This thesis focuses on the design of low-power electronics for reading a capaci-
tive 3-axis micro-accelerometer. Six integrated circuits were designed, implemented
and measured. As a result, two complete micropower sensor interface ICs were
demonstrated. The research concentrated mainly on the following building blocks:
capacitance-to-voltage (C/V) converters, analog-to-digital (A/D) converters, dec-
imators, current, voltage, and temperature references, frequency references, and
supply voltage regulators. The thesis consists of an overview and of the published
papers [P1]-[P9]. The overview part is divided into eight chapters. After an intro-
duction, Chapter 2 presents the general structure of accelerometers and discusses
MEMS fabrication technologies and micromachined capacitive accelerometers. In
Chapter 3, typical integrated readout electronics for a capacitive sensor are described
on the functional level. Furthermore, different ways to realize the sensor readout
itself, i.e., the C/V and A/D conversions, are briefly discussed. Chapters 4, 5, and
6 introduce fundamental design issues related to the building blocks for which the
author was responsible, namely current, voltage, and temperature references, fre-
quency references, and supply voltage regulators, respectively. The publications are
summarized in Chapter 7, and finally, before the published papers, conclusions are
drawn in Chapter 8.
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2 Micromechanical Accelerometers
Most mechanical sensors rely on the deformation of a structure and further on
the translation of this deformation into an electrical signal. Micromachined ac-
celerometers are one of the most important types of micromechanical sensors. This
chapter first introduces a general accelerometer structure, which corresponds to a
second-order mass-damper-spring system. After that the main MEMS fabrication
technologies, bulk and surface micromachining, are presented. Bulk-micromachined
accelerometers are more applicable for low-noise, high-performance applications,
thanks to their larger proof masses, whereas surface-micromachined accelerome-
ters are more attractive for less demanding applications, thanks to their better IC
compatibility. Finally, different ways to implement capacitive accelerometers are
described.
2.1 General Accelerometer Structure
Linear inertial sensors typically consist of a proof mass (m), a spring (k), and a
damper (D), which together form a 1-degree-of-freedom (DoF) mechanical resonator.
Figure 2.1 shows a simple lumped element model for such a structure. The proof
mass is attached to the frame (f) through the elastic spring, which supports the proof
mass mechanically and restores it to the rest position (x = 0) after the acceleration
is removed. The damper controls the motion of the proof mass. Viscous losses
resulting from fluid flow (gas or liquid) dominate often the loss mechanisms in micro-
scale [14]. Therefore, in order to reduce these effects, many MEMS devices are
operated in lowered pressure. In parallel plate geometries, in which two surfaces
move toward each other, the so-called squeeze film damping occurs. Under slow
plate movements the gas is squeezed out, resulting in dissipation losses, whereas
under fast plate movements the gas is compressed, thus causing spring forces as
m
f
xm
x0+xx0-x
xf
k
D
Figure 2.1: General 1-DoF mechanical resonator model for accelerometer structure.
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well [14]. Furthermore, a sense methodology is required to convert the mechanical
displacement to an electrical output.
It is assumed that the spring is weightless and the proof mass can move only in
the x-direction. The movements of the frame and the proof mass are denoted as
the absolute displacements xf and xm, respectively. In the rest position the relative
displacement, x = xf −xm, is zero and the distance between the proof mass and the
frame corresponds to the initial distance x0. Under accelerated motion x becomes
non-zero. In Fig. 2.1, the frame is accelerated to the right, in which case the left-
and right-hand gaps between the proof mass and the frame are equal to x0 − x and
x0+x, respectively. As a result, the acceleration of the system can be determined on
the basis of the capacitance changes between the proof mass and fixed conductive
electrodes (not shown in Fig. 2.1) attached to the surface of the frame. The equation
of motion for the proof mass can be written as [14]
mx¨m −Dx˙− kx = FE , (2.1)
m(x¨f − x¨)−Dx˙− kx = FE , (2.2)
mx¨f − FE = mx¨+Dx˙+ kx , (2.3)
where D is the damping coefficient, k the spring constant, FE the external force
acting on the mass (resulting from actuation, for example), and x˙ = dx/dt = v and
x¨ = d2x/dt2 = a. After the Laplace transform has been applied to (2.3), regrouping,
and assuming that FE = 0, the transfer function from the acceleration x¨f to the
displacement x can be written as [9]
H(s) =
x(s)
x¨f (s)
=
1
s2 + D
m
s+ k
m
=
1
s2 + ωr
Q
s+ ω2r
, (2.4)
where ωr =
√
k/m is the resonance frequency and Q =
√
km/D the quality factor of
the resonator. Since the dc sensitivity of the accelerometer becomes H(0) = m/k =
1/ω2r , a low resonance frequency is required for a high dc sensitivity.
Small moving parts, such as the proof mass, are especially susceptible to mechanical-
thermal noise caused by, for example, the Brownian motion of the gas molecules
surrounding the resonator [15]. Mechanical-thermal noise limits the performance of
the accelerometers, especially in applications where the signals are very small. For
the resonator the total noise equivalent acceleration (TNEA) [(m/s2)/
√
Hz] can be
expressed as [15]
TNEA =
√
a2n
∆f
=
√
4kBTD
m
=
√
4kBTωr
Qm
, (2.5)
where kB is the Boltzmann’s constant (1.38066 · 10−23 J/K) and T the absolute
temperature. Accordingly, the mechanical noise can be reduced by increasing Q.
Typically, accelerometers are specified by using a number of performance parame-
ters: sensitivity, maximum operating range, frequency response, resolution, full-scale
non-linearity, offset, off-axis sensitivity, and shock survival [9].
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2.2 MEMS Fabrication Technologies
Silicon is an optimal material for mechanical sensors because of its exceptional me-
chanical properties, i.e., it always deforms in the same way under an equal load
and fails before it is deformed plastically [8]. The latter is advantageous for sensors
in overloading conditions, in which case the sensor breaks instead of giving a false
signal. Microfabrication has historically been tied to IC fabrication, in which indi-
vidual devices are photolithographically defined onto a wafer. Bulk micromachining,
which has more generally been used in the fabrication of different microstructures
[16], emerged in the early 1960s, while microstructures have been fabricated by
using surface micromachining since the early 1980s. Batch fabrication makes manu-
facturing of tens of thousands of micromechanical devices on a single wafer possible.
The main challenges of MEMS fabrication include packaging of movable mechanical
structures, manufacturing thick structures, and providing good absolute dimensional
control [14].
2.2.1 Bulk Micromachining
Bulk micromachining refers directly to its basic principle, according to which three-
dimensional (3D) micromechanical structures are implemented by selectively etching
the material of a single-crystal silicon (SCS) wafer [16]. As a result, the typical wafer
thickness of 500-700 µm [14] makes the fabrication of relatively thick structures
possible. Different wet and dry etching techniques with etch-masks and etch-stops
are utilized individually or mixed. Wet chemical etching is used for lapping and
polishing the wafer surface, delineating patterns and opening windows in insulating
materials, as well as dissolving structures in the SCS wafer. Some wet etchants,
such as potassium hydroxide (KOH), are anisotropic and they dissolve a certain
crystal plane of a semiconductor much faster than the others [16]. However, the
type, shape, and size of the SCS structures fabricated with anisotropic wet etching
techniques are substantially limited, because the geometry is defined by the internal
crystalline structure of the substrate. Early bulk-micromachined devices were made
by using wet etching techniques, but advances in plasma processing have made dry
etching techniques increasingly popular [14]. In the deep anisotropic dry etching of
silicon wafers, reactive gas plasmas can be used to etch narrow channels through
the entire wafer while maintaining smooth vertical sidewall profiles. Such etching
techniques make possible aspect ratios as high as 50 to 1 or greater, thus potentially
providing a significant reduction in device size, when compared to the use of wet
etching techniques.
In addition to the need for different etching techniques, wafer bonding techniques are
needed to construct complex 3D microstructures by assembling individually micro-
machined wafers on top of each other [8]. Wafer bonding has also an important role
in the final encapsulation, because it provides protection and cavities required for the
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free-standing mechanical parts. The spontaneous tendency of clean and flat wafers
to adhere to each other can be boosted by using temperature, pressure, electric field,
or their combination. Fusion bonding relies on a high-temperature annealing step
up to 1200◦C for silicon [17], while anodic bonding and thermo-compression bond-
ing, which exploit the use of electrical forces and pressure, respectively, are typically
performed at temperatures between 300 and 500◦C. In addition to several undesired
side-effects, such as doping profile broadening and thermal stresses [16], resulting
from the high-temperature annealing, low-temperature fusion bonding techniques
are highly required, since most of the common metals used in IC fabrication melt
below 450◦C. Unfortunately, annealing at temperatures below 800◦C may result
in inadequate bond strength for subsequent processing steps [16]. The oldest and
widely used bonding technique, anodic bonding, which requires the use of additional
materials, such as glass, can typically provide a relatively reliable bonding at tem-
peratures below 400◦C using dc voltages between 50 and 200 V [16]. Moreover,
for example, so-called glass frit wafer bonding [17], which is a thermo-compression
bonding technique based on melting of certain glasses under pressure at 500◦C, is
used in many bulk-micromachined applications, such as pressure sensors.
The silicon-on-insular (SOI) technology makes use of wafers that are manufactured
by bonding SCS layers together with a 1-2-µm SiO2 layer between them [14]. The
SiO2 layer can be considered as a natural etch stop when defining desired structures.
Because two silicon wafers are required to form a single SOI wafer, such wafers are
more expensive than conventional silicon wafers. However, it may be possible to
compensate the increased material costs by the reduced processing costs [14]. Amini
et al. have demonstrated high-resolution capacitive accelerometers [18, 19], in which
accelerometers were fabricated by using SOI bulk micromachining and interface ICs
by using CMOS.
2.2.2 Surface Micromachining
Surface micromachining resembles the traditional IC fabrication, because both of
these are based on processing thin films on top of a silicon wafer. As a consequence,
the major advantage of surface-micromachined structures is their easy integration
with IC circuits [14]. However, their small sizes and masses are often insufficient,
especially for capacitive micromechanical transducers, because of the small coupling
capacitances available. A typical surface micromachining process, which is illus-
trated in Fig. 2.2 [14], is based on the deposition and patterning of two thin films
on the wafer surface, sacrificial and structural layers, that can be etched selectively.
Generally, either SiO2 or phosphosilicate glass (PSG) is used as the sacrificial mate-
rial and poly-Si as the structural material [8]. Surface micromachining enables free-
standing and freely-moving structures to be implemented that would not be possible
with bulk micromachining techniques. Because the residual stress and slow deposi-
tion process typically restrict the thickness of each deposited layer to remain below
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Figure 2.2: Typical surface micromachining process: (a) substrate as a mechanical
support; (b) deposition and (c) patterning of a sacrificial layer; (d) deposition and
(e) patterning of a structural layer, and (f) release etching.
5 µm [14], the dimensions of surface-micromachined structures, also called semi-3D
structures, are substantially smaller than those of bulk-micromachined ones.
2.3 Capacitive Micro-Accelerometers
Accelerometers can be, for example, piezoresistive, capacitive, tunneling-type, res-
onant, thermal, optical, electromagnetic, or piezoelectric. The first micromachined
micro-accelerometer [20] was piezoresistive. The main advantages of such accelerom-
eters are their simple structure and fabrication process, but they suffer from low
overall sensitivity, as well as a large temperature dependence. Capacitive micro-
accelerometers have a number of advantages: high sensitivity, good dc response and
noise performance, low temperature sensitivity, low drift, and low power dissipa-
tion [9]. Because of their high-impedance sense node, capacitive accelerometers are
susceptible to electromagnetic interference (EMI), and thus their proper shielding
and packaging are necessary. Moreover, in order to reduce parasitic capacitance the
electronic interface circuitry must be placed in close proximity to the accelerometer.
Thanks to their several advantages, capacitive micro-accelerometers have a wide
range of different applications, ranging from low-cost automotive and low-power
consumer accelerometers to high-precision inertial-grade devices [9].
2.3.1 Bulk-Micromachined Capacitive Accelerometers
The first capacitive micro-accelerometers were fabricated by using bulk microma-
chining and wafer bonding. The main advantage of a bulk-micromachined device
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is the large proof mass, while its major drawback is the wafer bonding step needed
for the realization of an air gap, which is further required for damping and capaci-
tive sensing [8]. On the other hand, the larger dimensions of a bulk-micromachined
accelerometer, compared to its surface-micromachined counterpart, can be seen as
a disadvantage as well. There is a trade-off between the capacitance value and
damping, since a narrow gap, used to provide large capacitance, results in major
damping.
Figure 2.3 (a) shows the basic vertical structure of a bulk-micromachined capacitive
accelerometer [8] in which the proof mass is suspended by one cantilever beam. In
this structure, the external acceleration perpendicular to the plane of the structure
moves the proof mass in the z-direction, resulting in capacitance changes between
the proof mass and two fixed conductive electrodes. The parallel-plate sense ca-
pacitances can be measured by using electronic readout circuitry. The mass and
the largest dimension of a proof mass are typically on the order of 1 mg and 1
mm, respectively. Figure 2.3 (b) shows typical element parameters for a bulk-
micromachined accelerometer [14]. Most single-axis bulk-micromachined accelerom-
eters are vertical, because their proof mass can be implemented in a relatively
simple way by wet etching [8]. More suspension beams can be used to provide
a higher symmetry, and thus lower off-axis sensitivity, the benefit of which lateral
bulk-micromachined accelerometers, which have a sensitive axis in the plane of the
structure (x or y), typically reap.
The complete 3D acceleration vector can be measured by using a 3-axis accelerome-
ter consisting of a single proof mass [21, 22]. By using such an approach, a re-
markable area saving can be achieved compared to an implementation including
three single-axis accelerometers. Figure 2.4 (a) shows the top view of the structure
for a 3-axis bulk-micromachined capacitive accelerometer [22]. The proof mass is
suspended by four beams and it consists of four electrodes. The structure allows
relatively long beams and large capacitor plates in a small area. Figures 2.4 (b) and
(c) show how the 3-axis accelerometer responds to the z- and x-directional accel-
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Figure 2.3: (a) Basic vertical structure and (b) typical element parameters for a
bulk-micromachined capacitive accelerometer.
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Figure 2.4: 3-axis bulk-micromachined capacitive accelerometer: (a) top view of
the structure, and response to (b) vertical and (c) lateral acceleration.
erations, respectively. Vertical acceleration deflects the proof mass in the direction
of the acceleration (z-axis), thus resulting in the same capacitance change for all
four parallel-plate sense capacitors. Lateral acceleration, on the other hand, causes
tilting of the proof mass, which causes the increment and decrement of two capac-
itances in pairs. As a first-order approximation, an arbitrary input acceleration
can be derived from the four capacitance values. The 3-axis bulk-micromachined
accelerometer presented in [23] consists of four triangular proof masses suspended
asymmetrically with torsion springs. The masses form four differential capacitor
pairs with fixed electrodes, make very similar linear responses possible for each of
the three axes, and provide larger capacitance levels, as well as higher sensitivity,
compared to the structure of Fig. 2.4.
2.3.2 Surface-Micromachined Capacitive Accelerometers
Surface micromachining makes single-wafer implementations and the co-integration
of mechanical microstructures with electronic interface circuits easier. The damping
can be controlled easily by making arrays of holes through the thin structures.
One substantial disadvantage of a surface-micromachined accelerometer is that the
noise level calculated with (2.5) becomes more than a hundred times higher than
that of a bulk-micromachined accelerometer that can provide high sensitivity with
an equivalent noise level of 1 µg/
√
Hz [8]. However, the noise performance of the
surface-micromachined accelerometers is acceptable for many applications, such as
in the field of the automotive industry.
Figure 2.5 (a) shows the basic structure of a lateral surface-micromachined accel-
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Figure 2.5: (a) Basic lateral structure and (b) typical element parameters for a
surface-micromachined accelerometer.
erometer [8]. Sense capacitances are formed by using comb structures consisting
of a number of moving sense fingers and fixed fingers attached to the proof mass
and to the substrate, respectively. Because the thickness of surface-micromachined
structures is only on the order of 2 µm, typically 40-100 finger pairs are included
to increase the overall capacitance [14]. A proof mass suspended with two folded
springs from anchors has a number of etching holes to ensure the complete removal
of the sacrificial oxide layer. Because the proof mass moves in the plane of the wafer,
the holes do not affect damping in this structure. In addition to sensing the position,
the comb structures are used to implement force feedback and self-test functions.
In the vertical surface-micromachined accelerometer structure, a proof mass hangs
above an electrode attached to the surface of the wafer, and a voltage between the
capacitor plates causes an electrostatic force that pulls the proof mass towards the
surface of the wafer. The nominal position of the proof mass can be maintained by
using a comb structure around the periphery of the proof mass to generate a net
pull-up force [24, 25]. The vertical surface-micromachined accelerometer provides a
larger capacitance value, up to 1 pF, compared to that of the lateral structure, which
remains below 0.2 pF [8]. Typical element parameters for a surface-micromachined
accelerometer are shown in Fig. 2.5 (b) [14].
A capacitive 3-axis accelerometer can be implemented by combining one vertical
and two lateral surface-micromachined accelerometers. Lemkin et al. were the first
to use this kind of approach and integrated a complete 3-axis micro-accelerometer
together with the interface electronics [26, 27]. Frequently, bulk and surface micro-
machining have also been combined. For example, Yazdi et al. presented this kind
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of a hybrid fabrication technology [28] for precision micro-accelerometers, which en-
ables a large proof mass, controllable and small damping, and a small air gap to be
used. A monolithic hybrid silicon micromachined, high-resolution, 3-axis, capaci-
tive accelerometer consisting of three individual single-axis accelerometers has been
demonstrated in [29].
2.4 Discussion
The low-power sensor interface application-specific integrated circuits (ASICs) dis-
cussed in this thesis, originally presented in [P4] and [P8], were designed to read
a 3-axis bulk-micromachined capacitive accelerometer. For the measurements, the
integrated readout electronics were combined with an external encapsulated micro-
accelerometer on a printed circuit board (PCB). The results obtained are expected
to improve when the interface ASIC is bonded directly to the sensor, as this reduces
the parasitic capacitances substantially. The next chapter deals with the electrical
interfacing of capacitive micro-accelerometers.
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3 Electronic Interfacing of Capacitive
Micro-Accelerometers
Capacitive sensing is usually exploited when a high resolution, low power dissipation,
and low temperature coefficient are required. The very small low-frequency signals
available from micro-accelerometers, together with large parasitics, set strict perfor-
mance requirements for electronic interfaces. If the capacitive sensing is carelessly
designed, the parasitics can reduce the resolution by an order of magnitude or more
[30]. In a similar way to resistance changes, capacitance changes can be measured
in a bridge configuration, which typically results in a simple circuit. This chapter
first describes a typical capacitive micro-accelerometer system and alternative con-
figurations for reading a capacitive sensor. Then the chapter discusses general issues
related to C/V conversion. Finally, analog-to-digital converters (ADCs) applicable
to sensor applications with low signal frequencies are briefly discussed.
3.1 System Description
A two-chip implementation of a micro-accelerometer system, together with an equiv-
alent electrical model for a capacitive half-bridge and a list of functionalities com-
monly involved in capacitive interface ASICs, is illustrated in Fig. 3.1. The sensor
and interface electronics are implemented separately, but they are mounted in the
same package and connected through wire bonding. This kind of a configuration en-
ables the performance of the sensor and electronics to be optimized independently
of each other. However, a two-chip implementation suffers from larger parasitics
compared to a single-chip implementation as a result of bonding pads and longer
interconnections, which must be considered carefully. For example, the series resis-
tances of the interconnection lines from the sensor element to the electronic interface
may cause remarkable noise and undesirable time constants [30]. The manufacturing
requirements of mechanical elements can be relaxed by shifting requirements such
as linearity and matching to the interfacing electronics.
The capacitive half-bridge makes possible the differential capacitive position sensing
via the detection capacitances CP and CN . These capacitances are formed between
the movable middle electrode M, which is connected to the proof mass, and the
two stationary electrodes P and N, located at the distances x0 − x and x0 + x from
the proof mass, respectively. As an analogy with Fig. 2.1, the parameters x0 and
x correspond to the initial distance between the capacitor plates and the change
in plate distance induced by acceleration, respectively. In the rest position both
CP and CN are equal to C0, i.e., the static part of the detection capacitances. For
small displacements x x0 their capacitance changes are approximately the same,
corresponding to ∆C/2. Assuming that the transfer function of the sensor readout
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Figure 3.1: Two-chip capacitive micro-accelerometer system, together with a ca-
pacitive half-bridge sensor model and a list of functionalities commonly involved in
capacitive interface ASICs.
is proportional to (CP − CN)/(CP + CN) = ∆C/(2C0), the sensitivity of a system
can be increased by making the signal part ∆C larger with respect to the static
part C0; however, this is at the cost of degraded linearity. For proper operation,
the stray capacitances to the substrate and between the fixed electrodes should be
kept comparable or smaller than C0 [30]. By using the parallel-plate assumption the
detection capacitances under acceleration can be expressed as
CP =
εrε0A
x0 − x = C0
(
x0
x0 − x
)
, (3.1)
CN =
εrε0A
x0 + x
= C0
(
x0
x0 + x
)
, (3.2)
where εr is the relative permittivity of the insulator between the plates (εr = 1 for
vacuum or air), ε0 the permittivity of the vacuum (8.85419 · 10−12 F/m), and A the
plate area.
The overall system specifications are the main factor determining the implemen-
tation of the capacitive interfacing. Regardless of the system configuration, the
interface electronics require a front-end circuit that performs the C/V conversion,
or, in other words, converts the capacitive information from the mechanical sensor
element to a voltage. Furthermore, at least a low-pass filter is needed to limit the
bandwidth of the system. In order to make possible some kind of digital signal pro-
cessing (DSP), which is needed in most modern sensor systems, the ADC is usually
included to perform the A/D conversion. Alternatively, a capacitance-to-frequency
(C/f) converter can be used to convert the capacitance into a frequency or time
delay, which can easily be measured with digital circuits as well [8]. Depending
on the application, many other functions, such as demodulation, filtering, decima-
tion, linearization, and temperature compensation may have to be included in the
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sensor interface system. In order for a complete fully-integrated sensor interface
chip to be implemented, different kinds of reference and power management circuits
are usually needed to provide the required current and voltage levels, clock signal
frequencies, and, possibly, supply voltage regulation. Moreover, providing the sys-
tem with a temperature reference enables the temperature-dependent non-idealities,
such as offset, to be compensated. Such compensation can be realized in the DSP
part, in which case a digital temperature reading is required.
3.1.1 Electrostatic Forces
When a single parallel-plate capacitor with a gap of x0+x is biased with a constant
voltage VB, the energy stored in it is
E =
1
2
CV 2B =
1
2
εrε0A
(x0 + x)
V 2B. (3.3)
The attractive electrostatic force generated between the two electrodes can be solved
by using the partial derivative of the total energy Etot stored in the system, which
comprises the capacitor and the voltage source, with respect to the displacement
[14]. The electrostatic force is thus a non-linear function of both VB and x. By
assuming x  x0 and by taking the first two terms of the Taylor expansion, the
linear approximation of the electrostatic force becomes [31]
Fes = −∂Etot
∂x
=
1
2
∂C
∂x
V 2B = −
1
2
εrε0A
(x0 + x)
2V
2
B ≈ −
1
2
εrε0A
x20
V 2B +
εrε0A
x30
V 2Bx. (3.4)
According to (3.4), the electrostatic force consists of a displacement-independent
part and a part with a linear dependence on the displacement. The former, which can
be considered as an offset, can be exploited in the electrostatic excitation, whereas
the latter reduces the effective spring constant keff .
The effect of the electrostatic force can be applied to the mass-spring-damper system
by adding Fes given in (3.4) to the equation of motion stated in (2.3) [31]. As a
result, the equation of motion can be rewritten as
mx¨f − 1
2
εrε0A
x20
V 2B = mx¨+Dx˙+
(
k − εrε0A
x30
V 2B
)
x. (3.5)
where the factor k − εrε0AV 2B/x30 = k + kes = keff . The reduction of the effective
spring constant resulting from the electrostatic spring constant kes, a phenomenon
which is known as electrostatic spring softening, results in a lower resonance fre-
quency, and thus a higher dc sensitivity. At the critical VB, which is often called the
pull-in voltage, keff reduces to zero, and consequently capacitor plates snap together.
For capacitive microsensors with nominal gaps in the micron range pull-in occurs
within a few volts, often well within the supply voltage range [30]. Consequently, in
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order to achieve a wide and linear acceleration range, careful consideration of the
electrostatic forces is necessary in the front-end design.
In the case of a differential capacitive sensor structure, such as the capacitive half-
bridge shown in Fig. 3.1, there are two opposite electrostatic forces affecting the
proof mass, corresponding to the gaps of x0 − x and x0 + x. The electrostatic force
related to the capacitor with the gap of x0 − x is identical to (3.4), except that
the second term of the last expression is also negative. Including the two opposite
electrostatic forces, (3.5) can be rewritten as
mx¨f = mx¨+Dx˙+
(
k − 2εrε0A
x30
V 2B
)
x. (3.6)
Hence, when compared to (3.5) the offset is canceled and the magnitude of the
electrostatic spring constant kes is doubled.
3.1.2 Open-Loop Interfaces
Different open-loop configurations for reading a capacitive micro-accelerometer are
shown in Fig. 3.2. The configuration (a) is the simplest capacitive interface, con-
sisting of only a continuous-time (CT) front-end and a low-pass filter (LPF). It is
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Figure 3.2: Different open-loop configurations for reading a capacitive micro-
accelerometer: (a) CT interface with an analog output; (b) partly CT interface
with an anti-aliasing LPF and a digital output (noise folding as a result of the
sampling of a CT signal, illustrated bottom right); (c) DT interface with a digital
output, and (d) DT ∆Σ-type interface with direct C/D conversion.
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particularly suitable for purely analog systems, which can directly utilize its CT
voltage output. Similarly, the configuration (b) has a CT front-end, but it also in-
cludes an ADC. In order to avoid the corruption of the low-frequency signal band
by aliased components resulting from the sampling of a CT signal, which is also
illustrated in Fig. 3.2, a low-pass anti-aliasing filter with a sharp cut-off at fN must
be included before the sampling that occurs in the ADC. The low-pass filter after
the ADC can be implemented digitally. In the case of configuration (c), which in-
cludes a discrete-time (DT) front-end, the need for a particular anti-aliasing filter
is avoided thanks to the bandwidth limitation provided by the mechanical element.
If the interface must provide a digital output with low power dissipation, the use
of configuration (d), which performs direct capacitance-to-digital (C/D) conversion,
can be appropriate. This kind of implementation includes a DT ∆Σ-type front-end
with an oversampled digital output and a low-pass decimation filter.
There is a fundamental difference between CT and DT interfaces as regards the
capacitive loading of amplifiers. In contrast to a CT amplifier, a larger load capacitor
results in a lower noise spectral density in a DT amplifier; however, this is at the
cost of increased power dissipation for a certain bandwidth. Hence, a CT front-end
can achieve a certain resolution with lower power dissipation [30]. It is worth noting
that a similar advantage cannot be achieved if a CT front-end is used in a system
with a digital output, because of the need for an anti-aliasing filter. Generally,
the advantages of open-loop interfaces are their simple implementation, i.e., low
power dissipation, and naturally high resolution and stability. Compared to closed-
loop interfaces, which will be discussed next, the aforementioned advantages are
achieved at the cost of reduced bandwidth and dynamic range, together with greater
sensitivity to variations in fabrication and ambient [30].
3.1.3 Closed-Loop Interfaces
One important advantage of capacitive interfaces is that they can potentially be
used, in addition to a sensor, as an actuator via an electrostatic force feedback.
Figure 3.3 shows two different closed-loop interface configurations that both exploit
the electrostatic force as the feedback force Ffb to oppose displacements of the proof
mass from its initial position. The configuration (a) is a linear force feedback inter-
face with an analog output, while the configuration (b) is a so-called electromechan-
ical ∆Σ modulator interface with an oversampled digital output, first presented in
[32]. Thanks to the feedback the mechanical bandwidth can be optimized for sensi-
tivity, regardless of the useful bandwidth of the complete system, which is increased
by the loop gain. Additionally, force feedback can be used to improve the dynamic
range, linearity, and drift. Accordingly, closed-loop implementations are preferred
in high-resolution applications, such as inertial navigation, where a wide dynamic
range and low drift over time and temperature are required. In the case of low-
damping high-Q accelerometers force feedback is especially important to limit the
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Figure 3.3: Two different closed-loop configurations for reading a capacitive micro-
accelerometer: (a) linear force feedback interface with an analog output, and (b)
electromechanical ∆Σ modulator interface with an oversampled digital output.
motion of the proof mass at the resonance frequency [8]. Large motions would result
in non-linearity.
Electrostatic force feedback with differential actuation can be used to linearize the
electrostatic force of symmetric sensors with respect to the biasing voltage VB. For
example, in the case of the structure shown in Fig. 2.5, in which each finger of
the proof mass forms capacitors with two fixed electrodes, the linearization can be
done by applying the voltages V0 + ∆V and V0 − ∆V to the fixed electrodes [8].
The voltages V0 and ∆V correspond to a dc bias and a variable actuation voltage,
respectively. Assuming the moving finger is located exactly in the middle between
the fixed fingers, in which case x = 0 in (3.4), the effective electrostatic force can be
written as
Fes,eff =
1
2
εrε0A
x20
(V0 +∆V )
2 − 1
2
εrε0A
x20
(V0 −∆V )2 = 2εrε0A
x20
V0∆V. (3.7)
Because of the linear relation between Fes,eff and ∆V , the differential actuation is
particularly suitable for implementing linear CT force feedback.
The closed-loop configuration (b) obtains linearity by utilizing the pulse modulation
of the feedback signal, which is a more frequently applied technique [8]. A two-
level quantizer included in an oversampled feedback loop determines two feedback
force levels. The binary quantizer, together with the intrinsically linear two-level
feedback, results in the quadratic relation between the voltage and electrostatic
feedback force Ffb. The pulse-density of the one-bit digital output tracks the input
acceleration, which can be obtained by low-pass filtering and decimating the pulse-
density code. Compared to a conventional ∆Σ modulator, which is widely used
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in A/D conversion, the electromechanical ∆Σ modulator utilizes the mechanical
element as a loop filter. The compensator is required to solve the instability problem
caused by the mechanical element, which is often underdamped and has a pair
of complex poles at the resonance frequency [30]. The quantization noise, which
is a particular feature of the ∆Σ loop, can cause a significant resolution penalty
compared to an open-loop implementation. This problem can be alleviated with
an optimum transfer function of the compensator and by increasing the order of
the loop filter with electronic filters. In the case of a feedback interface with a DT
front-end, the sense and feedback phases can be time-multiplexed in such a way that
the same capacitors are used for sensing and feedback [30]. In this way the need for
dedicated feedback electrodes is avoided in the mechanical element.
3.2 C/V Conversion
The most common approach to measuring the capacitive signal is to apply an ac
voltage excitation to the capacitor and detect the resulting current by using a charge
integrator or a voltage buffer. Capacitive front-ends typically utilize charge integra-
tion because of its better immunity to parasitics. Figures 3.4 (a) and (b) show the
commonly-used capacitive half-bridge configured for single-ended and differential
sensing [27], respectively. In the single-ended case the capacitance is measured by
biasing the stationary electrodes P and N with two opposite ac signals and tak-
ing the output from the middle electrode M. A differential output can be achieved
with the same sensor element by reversing the roles of the stationary electrodes and
the middle electrode. Usually, square wave driving signals are used. However, the
high harmonic content of such a signal may excite a parasitic resonance mode of a
sensor element. The precise generation of the ac signals over the temperature and
supply voltage ranges is required for high output stability [27]. Differential capaci-
tive sensing has several advantages, including improved supply noise immunity and
first-order rejection of common-mode errors, such as substrate noise and the charge
injection of switches. A single C/V converter can be configured to read a 3-axis
capacitive micro-accelerometer, which consists of several capacitive half-bridges, in
an area-efficient way by utilizing time-multiplexing [33].
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Figure 3.4: (a) Single-ended and (b) differential sensing of a capacitive half-bridge.
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The reasons that support the sensor readout mechanically in an open loop are its
simple implementation, which reduces both silicon area and power dissipation, and
the limited voltage range available for electrostatic feedback. However, according to
the earlier discussion in Section 3.1.1, if the electrostatic forces are not taken into ac-
count in an open-loop configuration, they cause the reduction of the spring constant,
non-linearity, and, in extreme cases, pull-in. The two possible biasing techniques are
constant voltage biasing and constant charge biasing, of which the latter can be used
to cancel the effect of electrostatic forces. For example, the so-called self-balancing
bridge (SBB) circuit [34] changes the middle electrode voltage with a certain delay
in such a way that the charges are kept constant, and consequently the electrostatic
forces are balanced. One of the major challenges in capacitive sensor interfaces is
the low signal level, since noise and interferences are also boosted as a consequence
of signal amplification. Because many sensors provide low-frequency signals, this
problem is further emphasized by the elevated low-frequency noise floor caused by
flicker noise. The flicker noise problem can be relieved by using two alternative cir-
cuit techniques with comparable performance, namely chopper stabilization (CHS),
which is a CT modulation technique, and correlated double-sampling (CDS), which
is a DT sampling technique [35].
3.2.1 Continuous-Time Readout
A CT charge amplifier utilizing the CHS technique, shown in Fig. 3.5 [8], is espe-
cially suitable for systems with an analog output. In the same figure, the operating
principle of the CHS is illustrated with a progressive signal spectrum [30]. The
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Figure 3.5: Operating principle of a CT charge amplifier using chopper stabiliza-
tion.
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signal is first modulated around a carrier frequency fc and then the resulting ac
signal is amplified and further demodulated back to dc. In contrast to sampling,
the signal modulation does not cause noise folding. The demodulation is performed
by multiplying the amplifier output by a square wave, which also has the frequency
fc and is in phase with the input signal. As a result, the offset and low-frequency
noise of the amplifier are shifted to the vicinity of the carrier, where they can be
effectively low-pass filtered from the output signal.
The inverting charge amplifier effectively eliminates the parasitic capacitor because
there is virtually zero voltage over Cpar. The large feedback resistor R is required to
define the dc path between the input and output of the amplifier. Since no current
can flow into the amplifier input, the amplifier adjusts its output in such a way that
the charge is transferred to CF , thus resulting in an output voltage of the form
Vout = −
(
CP − CN
CF
)
VB = −∆C
CF
VB, (3.8)
in which the differential change of the detection capacitances, i.e., CP = C0+∆C/2
and CN = C0 − ∆C/2, is assumed. Accordingly, the output voltage is directly
proportional to the signal part ∆C and inversely proportional to the feedback ca-
pacitance CF . Note that the CHS technique used in Fig. 3.5 does not affect the
transfer function of the structure. It is possible to combine chopper techniques with
a DT front-end as well [36].
3.2.2 Discrete-Time Readout
Discrete-time switched-capacitor (SC) circuits are widely used in front-end and ADC
implementations. The superior property of SC circuits is that the accuracy of the
signal processing function is proportional to the accuracy of the capacitor ratios,
instead of their absolute values. The other main advantages of SC circuits are their
good voltage linearity and temperature characteristics, while their major disadvan-
tages are clock feedthrough, the need for non-overlapping clock signals, the limited
signal bandwidth below the clock frequency, and noise folding [37]. The DT front-
end shown in Fig. 3.6 corresponds to the open-loop configuration (d) of Fig. 3.2.
This ∆Σ-type front-end, which is based on [38], performs the direct C/D conversion
mechanically in an open loop. The CDS technique has been applied to this structure
by including a so-called offset storage capacitor COS and a switch that connects the
negative input of the operational amplifier to the feedback capacitor in the sampling
phase (φ1). During this phase the offset voltage VOS is stored in COS, while during
the integration phase (φ2) COS is connected in series with the negative input of the
operational amplifier. As a result, the effect of offset and low-frequency noise is
effectively canceled.
The operating principle of the complete ∆Σ-type front-end is simply the following:
53
VB
-VB
CP
CN
CFB &
B &
B &
B &
B
COSφ2
VOS
φ1
φ1
φ2
φ1
φ2
φ2
φ1
φ1
φ2
Figure 3.6: ∆Σ-type SC front-end utilizing correlated double-sampling and per-
forming direct C/D conversion.
in phase φ1, depending on the previous output bit B, either a positive or negative
detection bias voltage, VB or −VB, is sampled into one of the detection capacitances.
In phase φ2, the sampled charge is integrated and the new output bit is evaluated by
the comparator. Therefore, the smaller detection capacitance, CP or CN , is sampled
more often. This structure not only performs the inherent C/D conversion, but also
balances charge; in other words, it ensures an equal average charge in the detection
capacitors, and thus reduces the distorting effects of the non-linear electrostatic
forces. When the parallel-plate capacitor assumptions of (3.1) and (3.2) are used,
and it is assumed that the low and high values of B correspond to 0 and 1, the bit
average becomes
B =
CP − CN
2(CP + CN)
+
1
2
=
x
2x0
+
1
2
. (3.9)
Accordingly, the output of the structure is ratiometric. It is linearly proportional
to the displacement x, and hence also to the acceleration, as becomes evident from
(2.4). It is also worth noting that ideally B does not depend directly on the biasing
voltages.
3.3 A/D Conversion
A general block diagram of an ADC is shown in Fig. 3.7 [37]. It consists of an anti-
aliasing low-pass filter, a sample-and-hold (S/H) circuit, a quantizer, and an encoder.
The overall transfer function is a discontinuous plot of the input voltage versus the
V(t) S/H
LPF
Anti-aliasing
and hold
Sample
Quantizer
B
Encoder
DSP
V(t)
t
B
t
Figure 3.7: General block diagram of an ADC.
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2N output codes, where N is the resolution of the ADC in bits. The data conversion
process itself results in quantization error in ADCs. This fundamental error limits
the theoretical best signal-to-noise ratio (SNR) in decibels to 6.02N+1.76, which
holds for a sinusoidal input signal. In order to reduce the quantization noise a
higher-resolution ADC or oversampling can be utilized. The input bandwidth fB
of Nyquist ADCs is maximized close to one half of the sampling frequency, i.e.,
fS/2, while in the case of oversampled ADCs it is much less than fS/2. Other
mechanisms limiting the achievable SNR are input-referred circuit noise, sampling
time uncertainty, also known as aperture jitter, and comparator ambiguity [39].
The choice of a specific ADC architecture depends mainly on the application itself
[40]. The ADC architectures are typically classified according to their speed and
accuracy, which have a clear relation to each other. For example, the resolution of the
fastest ADCs, i.e. flash converters, is restricted to roughly 8 bits, while ∆Σ ADCs
are widely used in applications requiring high resolutions of 16-24 bits. However,
such high resolutions are achieved at the cost of limited effective sampling rates
up to a few tens of kS/s. The ADC architectures that have medium conversion
rates up to hundreds of kS/s and medium resolutions of 8-12 bits are attractive
candidates for low-power sensor applications. Next, two architectures of this kind
utilizing successive approximation and algorithmic approaches are briefly described,
after which the concept of ∆Σ modulation, also exploited in the ∆Σ-type front-end
of Fig. 3.6, is presented.
3.3.1 Successive Approximation ADC
A 2-bit charge-redistribution ADC configured to sampling mode is shown in Fig. 3.8
(a) [41]. This architecture, with a moderate circuit complexity, consists of an S/H
circuit, an SC digital-to-analog converter (DAC), a comparator, and a successive
approximation register (SAR), together with a control logic. There is no need for
any operational amplifier, which is advantageous from the power dissipation point
of view. An input S/H is required to keep the signal constant during the conversion
(a) (b)
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Figure 3.8: (a) 2-bit charge-redistribution SAR ADC and (b) algorithmic ADC.
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cycle. The SAR and control logic perform the necessary binary search. At the
beginning of the conversion the DAC output is set to midscale and the comparator
compares it with the sampled input. The resulting most significant bit (MSB) is
stored in the SAR and consequently, depending on the value of the MSB, the DAC
output is set to either 1/4 or 3/4 scale, after which the comparator determines the
second bit. For the N -bit ADC this procedure continues until all the bit values have
been determined.
One bit is determined during each clock cycle, and hence the conversion time of
an N -bit SAR ADC is N clock cycles. Because SAR ADCs do not suffer from
latency, unlike pipeline or ∆Σ ADCs, they are applicable for single-shot, burst-
mode, and multiplexed applications [40]. The power dissipation scales linearly with
the sampling frequency. The total capacitance Ctot = 2
NC, and thus the power
dissipation, is increased when the number of bits for better resolution, or the unit
capacitor size for better matching, is increased. Typically, the matching of the unit
capacitors of the DAC limits the ADC accuracy to 9-11 bits. Two-stage binary-
weighted capacitor arrays [42], as well as C-2C ladders, can be used to reduce the
total capacitance, area, and power dissipation. In the former case each array resolves
N/2 bits and Ctot is reduced down to 2
N/2+1C, whereas in the latter case Ctot
increases linearly proportional to N . Regardless of N , a C-2C ladder consists of
only two capacitance values, thus facilitating good capacitor matching. The need
for the driving force of the reference voltage VREF can be avoided by using the
charge-sharing technique [43], in which the signal is processed in the charge domain.
Before the conversion the capacitor array is pre-charged to the supply voltage VDD
and a binary scaled amount of charge is added or subtracted so that the total charge
converges to zero.
3.3.2 Algorithmic ADC
An algorithmic ADC, shown in Fig. 3.8 (b) [44], is an attractive choice to meet the
stringent requirements for both power dissipation and silicon area. It is based on a
binary search algorithm which determines the closest digital word to match an input
signal. The operating principle closely resembles that of the SAR ADC. The same
hardware, consisting of an S/H circuit, a multiply-by-two operation, a comparator,
and a reference subtraction circuit, is used to perform the A/D conversion in suc-
cessive cycles. During each cycle, the signal is doubled, the voltage Vx is compared
with the reference voltage VREF , and if Vx > VREF then VREF is subtracted from
Vx. In this implementation, −VREF has been replaced by ground for simplicity. The
voltage Vx of the i
th cycle can be written as [37]
Vx(i) = [2Vx(i− 1)− biVREF ] z−1, (3.10)
where for the N -bit ADC the number of cycles i ∈ [2 . . . N ], Vx(1) = Vin, and bi is
the ith bit value (0 or 1). Accordingly, the minimum conversion time is N cycles.
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In a similar way to the SAR ADC, the algorithmic structure enables a variable
sampling rate and resolution to be used, together with time-multiplexed sampling.
The major advantage of an algorithmic ADC over an SAR ADC is that it causes low
capacitive loading for both the front-end and reference circuits [45]. In a conventional
SC algorithmic ADC, the multiply-by-two operation depends on the capacitor ratios.
The accuracy can be improved by using a capacitance ratio-independent technique
[44]. The basic idea is to implement the multiply-by-two operation by sampling the
input signal twice using the same capacitor.
3.3.3 ∆Σ ADC
Oversampling ADCs are based on trading off accuracy of amplitude against accuracy
of time. A block diagram of the most widely used oversampling ADC, the ∆Σ ADC
[46], followed by a digital decimation filter, is shown in Fig. 3.9. The basic first-order
single-bit modulator includes a single-bit ADC (comparator), a single-bit feedback
DAC (switch), and a first-order loop filter (either a CT or SC integrator). The
advantage of the single-bit modulator is its inherently excellent linearity. Ignoring
the noise-shaping property of ∆Σ ADCs for a while, within the Nyquist bandwidth
the SNR is improved by 3 dB (0.5 bits) for each doubling of K = fS/(2fB), which is
called the oversampling ratio. The mean value of the output bit stream is a highly
accurate representation of the instantaneous value of the relatively slowly-changing
input signal. In addition to oversampling, the modulator performs a noise-shaping
function by acting as a low-pass filter for the signal and a high-pass filter for the
quantization noise. The quantization noise falling outside the signal bandwidth can
be removed with a digital low-pass filter, after which the output data rate can be
reduced back to the original sampling rate fS by a downsampler. In the presence of
both oversampling and first-order noise shaping, each doubling of K improves the
SNR by 9 dB (1.5 bits).
Loop filter
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Vfb
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Figure 3.9: Block diagram of a ∆Σ modulator followed by a decimation filter. The
effects of oversampling and noise shaping on the noise spectrum are also illustrated.
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The ∆Σ architecture is an attractive alternative when very low-level signals must
be digitized to high resolution, but then a higher-order structure is usually required
to provide sufficient noise shaping. Noise shaping can be improved at the cost of
a more complex design by increasing the number of integrators in the modulator,
which corresponds to adding poles to a loop filter. In the case of second- and third-
order ∆Σ ADCs the SNR improvements corresponding to the doubling of K are
15 dB (2.5 bits) and 21 dB (3.5 bits), respectively [37]. The implementation of
higher-than-third-order modulators is challenging because of difficulties with their
stabilization. An alternative way to improve the resolution is to use a multibit
architecture, where a single-bit quantizer is replaced by a multi-bit counterpart, such
as an N -bit flash converter, and the single-bit DAC by a highly linear N -bit DAC.
Each additional quantizer bit improves the SNR by 6 dB (1 bit). ∆Σ converters
tailored for instrumentation applications characterized by low-frequency or dc input
signals are usually referred to as incremental ∆Σ converters. In order to enable the
single-shot mode to be used, the loop filter and the decimation filter must be reset
at the beginning of a conversion [36]. The decimation filter should, ideally, filter
out all the quantization noise from the bitstream. Such a filter can be designed by
truncating the impulse response of an ideal filter using a window function, the choice
of which is a trade-off between accuracy and complexity [36]. Rectangular (sinc),
triangular (sinc2), and quadratic (sinc3) windows can be implemented relatively
easily by using counters and accumulators.
3.4 Discussion
Two low-power interface ASICs for a capacitive 3-axis micro-accelerometer were
designed, implemented, and measured. Both sensor interfaces, which have been
reported in detail in the publications [P4] and [P8], operate mechanically in an open
loop and provide digital output. The first interface, discussed in [P4], utilizes the
basic DT approach (Fig. 3.2 (c)), while the second interface, discussed in [P8], uses
the DT ∆Σ-type approach (Fig. 3.2 (d)). When using a ±4-g capacitive 3-axis
micro-accelerometer, the first ASIC provides 10-bit operation at a 100-Hz signal
bandwidth, whereas the second ASIC provides 12-bit operation at 1- and 25-Hz
signal bandwidths. The 1-Hz mode is optimized for very low power dissipation.
It is very important to consider electrostatic forces in an open-loop configuration,
because they cause the reduction of the spring constant, nonlinearity, and, in ex-
treme cases, pull-in. The effect of electrostatic forces were taken into account in
the two sensor interface ASICs by utilizing an SBB-type and a ∆Σ-type sensor
front-end, respectively, both of which tend to balance the electrostatic forces. The
latter front-end performs the direct C/D conversion, thus being especially suitable
for low-power applications. Furthermore, the ∆Σ sensor front-end, characterized by
both oversampling and noise-shaping functions, is particularly suitable if very small
low-frequency signals must be digitized to high resolution. In both sensor interface
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designs, a single front-end circuit was configured to read a 3-axis capacitive micro-
accelerometer, which consists of several capacitive half-bridges, in an area-efficient
way by utilizing time-multiplexing. Additionally, the elevated low-frequency noise
floor caused by flicker noise was alleviated by using the CHS and CDS techniques.
Both sensor front-ends have very low current consumption. The SBB-type front-end
consumes 18.3 µA from a 1.8 V supply when sampling four proof masses, each at
1.04 kHz, whereas the ∆Σ-type front-end consumes 1.1 µA or 20.0 µA from a 1.0 V
supply (on-chip regulation from a 1.2-2.75-V battery voltage) when sampling three
proof masses, each at 4.096 kHz (1-Hz mode) or 51.2 kHz (25-Hz mode), respectively.
ADCs are required in most modern sensor systems to provide digital outputs and to
enable some form of DSP, such as filtering and decimation, to be used. The ADC
architectures with both medium conversion rates and resolutions, such as SAR and
algorithmic ADCs, are particularly suitable candidates for low-power sensor inter-
faces. The first interface ASIC included two 12-bit ratio-independent algorithmic
ADCs [45, 47]. In addition to converting the acceleration information into the digi-
tal domain, the same kind of ADC was configured to provide a digital temperature
reading. The ADC enables a variable sampling rate and resolution to be adopted,
together with time-multiplexed sampling, and causes low loading for the front-end
and voltage reference. The ADC is very compact, occupying just 0.04 mm2, and
it consumes only 5.5 µA and 1.7 µA from a 1.8 V supply thanks to reduced duty
cycles of 10% and 0.3% that are used here when the acceleration and temperature
information are converted into the digital domain, respectively. The second sensor
interface ASIC, which performs the direct C/D conversion, avoids the need for an
explicit ADC subsequent to the sensor front-end.
Implementing fully-integrated sensor interface ASICs requires different kinds of ref-
erence (e.g., current, voltage, temperature, frequency) and power management cir-
cuits. To make battery-powered operation possible, in [P8] the system-on-chip (SoC)
power management is provided by using low-dropout (LDO) linear regulators. The
next three chapters are devoted to the fundamentals and low-power design issues
related to current, voltage, and temperature references (Chapter 4), frequency ref-
erences (Chapter 5), and supply voltage regulators (Chapter 6), respectively.
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4 Current, Voltage, and Temperature References
Current and voltage references are an essential part of most electrical systems. Actu-
ally, current references are intrinsic components of voltage references as well. Voltage
references are required, for example, to define the input and output full-scale range
of ADCs and DACs, respectively. Temperature references, or temperature sensors,
are very similar circuits compared to voltage references, and they can be used as
a part of the interface electronics for the compensation of temperature-dependent
non-idealities. This chapter starts by describing the characteristics of a base-emitter
voltage of a bipolar transistor, on which the operation of current, voltage, and tem-
perature references relies in most cases. After that the corresponding reference
circuits are discussed in more detail in that order.
4.1 Bipolar Transistor Characteristics
Low-cost digital CMOS processes provide two types of parasitic bipolar transistors,
namely lateral pnp transistors and substrate (vertical) pnp transistors, which are
by-products of the MOS transistors. Usually, these parasitic transistors have worse
properties than their counterparts in bipolar processes, such as lower current gain
β = IC/IB and higher base resistance RB. The main disadvantage of a lateral
pnp transistor is an associated parasitic substrate pnp transistor, because of which
at least 20-40% [36] of the total emitter current flows vertically into the substrate
rather than laterally into the collector, thus causing very non-ideal IE–VBE char-
acteristics. Thanks to their more ideal behavior and lower sensitivity to stress,
substrate pnp transistors are preferred when voltage or temperature references are
being implemented in the CMOS technology [48].
4.1.1 Base-Emitter Voltage
The collector current of a pnp transistor in its forward-active region, when the Early
effect is neglected, is given by
IC = IS exp
(
VBE
VT
)
, (4.1)
where IS is the saturation current of a transistor, VBE the base-emitter voltage
1,
and VT the thermal voltage (≈25.8 mV at 300 K). The thermal voltage is given
by VT = kT/q, where k is the Boltzmann’s constant, T the absolute temperature,
1In the literature, the symbols VBE and ∆VBE are often also used for pnp devices, though
strictly speaking VBE should be replaced by either |VBE |, or VEB. The same sign convention is
used in this thesis.
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and q the electron charge (1.602 · 10−19 C). The strongly temperature-dependent
saturation current can be expressed as [49]
IS = CT
η exp
(
−Vg0
VT
)
, (4.2)
where C is a temperature-independent constant, η a process-dependent constant
approximately between 3.6 and 4 [50], and Vg0 the bandgap voltage of silicon linearly
extrapolated down to 0 K (≈1.206 V).
Solving (4.1) with respect to VBE , assuming the temperature coefficient of the col-
lector current to be m, i.e., IC ∝ Tm, and using the expression (4.2) for IS, the
temperature dependence of VBE can be shown to be of the well-known form [49]
VBE = Vg0 − [Vg0 − VBE(Tr)] T
Tr
− (η −m)VT ln
(
T
Tr
)
, (4.3)
where Tr is the reference temperature. The temperature dependence of VBE , to-
gether with its linear approximation, is illustrated in Fig. 4.1 (a). The typical
temperature coefficient (TC) of VBE is in the order of –2 mV/
◦C. The non-linearity,
or curvature, caused by the factor ln(T/Tr) is roughly parabolic and it amounts to
a few millivolts for CMOS substrate pnp transistors when biased at a proportional-
to-absolute temperature (PTAT) current [51]. When designing accurate references
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Figure 4.1: (a) Temperature dependence of VBE and its linear approximation;
(b) variation of VBE as a result of process spread; (c) generation of ∆VBE using
diode-connected substrate pnp devices, and (d) temperature dependence of ∆VBE .
61
it may be useful to perform the Taylor series expansion about the reference tem-
perature Tr for the logarithmic term of (4.3), which changes both the temperature-
independent and linear components. As a result, the base-emitter voltage can be
expressed as VBE = VBE0 − λT − c(T ), where VBE0 corresponds to the base-emitter
voltage at 0 K, λ is the slope of the tangent, and c(T ) the curvature [36].
4.1.2 Base-Emitter Voltage Difference
A single base-emitter voltage, as illustrated in Fig. 4.1 (b), is not so reproducible
because the process variations can cause VBE to spread by as much as 10 mV [48]
at the reference temperature Tr. The difference between two base-emitter voltages,
VBE1 and VBE2, generated with two different collector current densities, can be
used to largely eliminate that problem. The two diode-connected substrate pnp
transistors shown in Fig. 4.1 (c) produce
∆VBE = VBE1 − VBE2 = VT ln
(
pIC
IS
)
− VT ln
(
IC
rIS
)
= VT ln (pr) , (4.4)
where p and r correspond to the collector current ratio IC1/IC2 and the base-emitter
junction area ratio AE2/AE1 of the two pnp transistors, respectively. The larger
pnp device is assumed to be made of a parallel combination of r smaller devices.
Provided that p is constant, ∆VBE is independent of process parameters, as well
as the absolute values of the collector currents. In other words, ∆VBE is very
reproducible and suitable for use for integrated reference circuits. In order to ensure
that ∆VBE , shown in Fig. 4.1 (d), is accurately PTAT, the current gains α = IC/IE
of the diode-connected substrate pnp devices must be independent of the current
levels used [36].
4.1.3 Non-idealities in Base-Emitter Voltage
In addition to the curvature in its temperature dependence, the base-emitter voltage
suffers from other non-idealities as a result of, among other factors, series resistances,
process variations, and mechanical stress. In the case of substrate pnp transistors,
which have low current gains and high base resistances, the effective resistance in
series with the emitter is typically a few tens of Ohms and it is dominated by the
base resistance [36]. Generally, the effect of series resistances can be alleviated by
reducing the current levels, by using larger unit devices, or, alternatively, by ex-
ploiting one of the compensation techniques presented in [36]. The influences of
non-zero base-collector and base-emitter voltages are called the forward and the
reverse Early effects, respectively. The modeling of the reverse Early effect is par-
ticularly important when accurate voltage references and temperature sensors with
an analog output are being designed. In the case of digital temperature sensors uti-
lizing the ratiometric temperature measurement principle, the multiplicative error
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resulting from the reverse Early effect is canceled [36].
When a biasing resistor R is used to determine the emitter current of a pnp tran-
sistor, the base-emitter voltage can be expected to deviate from its ideal value as
a result of process variations in the current gain α, the biasing resistance R, and
the saturation current IS. When the relative errors of these parameters themselves
are assumed to be temperature-independent, the resulting error voltages in VBE
are then either PTAT or complementary-to-absolute temperature (CTAT) in nature
[49]. Such a PTAT spread causes the VBE curve to rotate around the fixed point
VBE0 at 0 K, as illustrated in Fig. 4.1 (b). Therefore, a calibration at only one tem-
perature is sufficient for a PTAT correction [36]. The voltage-mode PTAT correction
can be performed in discrete steps by adjusting a programmable resistor array in
series with the emitter, or continuously by using laser trimming. The correction can
also be performed in the current domain by trimming the bias current or the emitter
area, the latter approach not being as practical, since the voltage drops across the
switches in series with the emitters add directly to the base-emitter voltages. Be-
cause silicon and packaging materials have different thermal expansion coefficients,
packaging exposes the whole die to mechanical stress that depends on both tempera-
ture and time [52]. The stress-induced changes in IS directly affect VBE , while ∆VBE
is insensitive to stress at moderate current levels [36], provided that the stress af-
fects both devices equally. In order to provide accurate trimming, first, a wafer-level
trimming can be performed to correct the errors resulting from process variations,
and then, after packaging, the errors resulting from package-induced stress can be
partially trimmed out.
A mismatch in the current density ratio of the two substrate pnp devices, i.e., pr in
the case of Fig. 4.1 (c), affects the accuracy of the PTAT voltage given in (4.4). Using
precision layout techniques, it is possible to achieve 0.1% matching, which is clearly
insufficient for certain applications, such as precision temperature sensors [36]. For-
tunately, these mismatches can be reduced to almost zero on average by utilizing the
so-called dynamic element matching (DEM) technique [53], in which unit current
sources and/or unit bipolar devices are dynamically interchanged. Consequently, the
first-order errors are canceled in the average of the base-emitter voltages. In addition
to providing a timing scheme for the required switches, a low-pass filter is required
to filter out the dynamic error signals superimposed on the average base-emitter
voltage as a result of switching. Generally, in order to average out the first-order
mismatch of both current sources and bipolar devices, a total of (p+1)(r+1) DEM
steps is required.
4.2 Current References
Most voltage and temperature references require one or several current references,
which have a well-characterized and controlled temperature behavior. In this sec-
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tion, basic current reference circuits with different temperature behaviors will be
presented. Furthermore, some start-up circuits required to prevent the zero-current
state of current references will be described.
4.2.1 PTAT Current References
The most commonly used current reference is a proportional-to-absolute tempera-
ture (PTAT) current reference, which is practical, predictable, and linear over a wide
range of currents [49]. In addition to the need for analog circuits, like voltage and
temperature references, they are useful for biasing amplifiers with bipolar or sub-
threshold MOS input pairs, because the temperature dependence of their transcon-
ductance (gm = IC/VT ) can effectively be canceled. As a result, the gain-bandwidth
product (GBW) of the amplifier becomes independent of the temperature.
Three basic PTAT current reference topologies are shown in Fig. 4.2. The struc-
ture (a) requires the use of npn devices, and therefore it cannot be integrated in a
standard CMOS process, unlike the structures (b) and (c). In order to provide an ex-
ponential ID–VGS characteristic in the circuit configuration (b), the n-channel MOS
(NMOS) transistors M1 and M2 must operate in the subthreshold (i.e., VGS < VTH).
In the simplest implementation of (c), the operational amplifier can be replaced by
a common-gate amplifier. This kind of approach is applicable if the accuracy of a
PTAT current does not degrade too much as a result of the channel-length modu-
lation of the NMOS devices that are required. A proportional-to-square-of-absolute
temperature (PTAT2) current reference can be useful for the cancelation of the
second-order temperature dependence in the precision curvature-corrected voltage
references. All-MOS implementations of a PTAT and a PTAT2 current reference
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Figure 4.2: PTAT current references based on the use of (a) npn devices; (b) sub-
threshold NMOS devices, and (c) substrate pnp devices.
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with low-voltage capability for sub-1-V operation have been reported in [54] and
[55], respectively.
Ideally, all the three topologies shown in Fig. 4.2 output the same reference current.
In the structures (a) and (c), the difference in base-emitter voltage given in (4.4) is
forced across the resistor, thus resulting in
IPTAT =
∆VBE
R
=
VT
R
ln (pr) . (4.5)
In practice, because of the temperature dependence of the biasing resistor, this
current is not accurately PTAT. In the case of the structure (b), ∆VGS is utilized
instead of ∆VBE . It must be noted that in subthreshold operation leakage currents
may overwhelm the drain current at moderately high temperatures. According
to (4.5), the PTAT current references have high immunity against variations in the
supply voltage. Assuming that M1 and M2 in Fig. 4.2 (b) operate in strong inversion
saturation (i.e., VGS > VTH and VDS ≥ VDS,sat) with equal drain currents (p = 1),
channel-length modulation is negligible, and the body effect of M2 is neglected, the
output current can be expressed as [56]
IREF =
2
µnCox (W/L)1R
2
(
1− 1√
r
)2
, (4.6)
where µn is the electron mobility, Cox the gate-oxide capacitance per unit area,
and r the ratio (W/L)2 / (W/L)1. Accordingly, the reference current is still fairly
independent of the supply voltage, but it depends more heavily on the process
when compared to its PTAT counterpart. In practice, the structure (b) suffers from
the body effect as a result of a non-zero bulk-source voltage of M2, which can be
eliminated by converting the structure into its p-channel MOS (PMOS) counterpart
and tying the source and bulk terminals of each PMOS device.
Because the nominal values of the current gain decrease with every new process
generation, the effect of finite β increases and the resulting errors must be consid-
ered carefully, especially in precision references. Figure 4.3 (a) shows a modified
PTAT current reference utilizing the resistor R/p in series with the base of Q1 [57].
As a result, the PTAT current becomes proportional to (β + 1) /β which cancels
the current gain dependence of VBE3. Compared to the compensation technique
presented in [58], in which the base current of an auxiliary substrate pnp is added
to the emitter current of the primary substrate pnp, the modified PTAT current
reference is much more effective, particularly at lower current gains, and is suitable
for low-voltage applications [36].
4.2.2 CTAT Current References
A complementary-to-absolute temperature (CTAT) current reference is often needed
when implementing a first-order temperature-independent current reference, as well
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Figure 4.3: (a) Modified PTAT current reference for the compensation of the finite
current gain; (b) CTAT current reference, and (c) TI current reference.
as a curvature-corrected voltage reference. Figure 4.3 (b) shows a CTAT current
reference based on the use of a single substrate pnp. The base-emitter voltage is
forced across the resistor by using an operational amplifier, and the resulting output
current is of the form
ICTAT =
VBE
R
=
VT
R
ln
(
IC
IS
)
. (4.7)
In order to guarantee the forward-active region of the pnp device, the current IE =
IC/α must be greater than ICTAT under all operating conditions. The non-linear
effects of VBE can be reduced by choosing IE to be PTAT in nature [49]. Because
of the spread in both IS and R, a CTAT current is less reproducible than a PTAT
current.
4.2.3 TI Current References
A first-order temperature-independent (TI) current reference can be constructed
by appropriately summing a CTAT current to a PTAT current. Such a CMOS-
compatible current reference is shown in Fig. 4.3 (c) [59]. A PTAT current is gen-
erated by forcing ∆VBE across the resistor R, while a CTAT current is generated
by forcing VBE1 across the resistor R1, which is nominally equal to R2. The output
current appears as the sum of these two currents. When the effect of finite current
gain is neglected, the output current becomes
ITI = IPTAT + ICTAT =
∆VBE
R
+
VBE1
R1,2
=
VT
R
ln (r) +
VT
R1,2
ln
(
IPTAT
IS1
)
. (4.8)
The resistance values R and R1,2 are used to correctly proportion the magnitudes of
the PTAT and CTAT currents, respectively. Another approach to generating a TI
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current reference is simply to force a temperature-independent voltage, generated
by a voltage reference, across a resistor.
4.2.4 Start-Up Circuits
Current references have an additional stable operating point that corresponds to
the zero-current state. Therefore, a start-up circuit is required to prevent this un-
desirable state. Two optional continuous-current start-up circuits, namely a current
source M1 and a current sink M2, are shown in Fig. 4.4 (a). In order not to signif-
icantly degrade the PTAT nature of the main currents, a small amount of start-up
current, Istart-up  IPTAT , is either sourced or sunk into or from a low-impedance
node, n1 or n2, respectively.
A discontinuous-current start-up circuit shown in Fig. 4.4 (b) [49] is preferred be-
cause it does not disturb the operation of the core circuit and it consumes less
quiescent current. This start-up circuit senses the state of the current reference by
sinking Istart-up only when the core circuit is approaching the zero-current state. The
state of the core circuit is monitored by comparing the constant-current sink Isink,
which flows through M2, with IPTAT mirrored from the core circuit. In order to
provide the desired operation, in the steady state Isink must be below IPTAT under
all operating conditions. Thus, in the off-state the high-impedance node n3 is pulled
low and M1 starts to sink Istart-up from the node n2, thus setting the core circuit
to work. When the core circuit achieves the right operating state, the node n3 is
pulled high and Istart-up through M1 is disabled. The capacitor C is included to slow
down voltage transitions on n3, thus filtering transient noise [49].
1      :       1        :      1
M1
n1 n2
1      :       1         :         1           :           1
Istart-up
n1 n2
M1
n3
IPTAT IPTATIPTATIstart-up
(a) (b)
M2 M2
C
IsinkIstart-up
Figure 4.4: (a) Two optional continuous-current start-up circuits: current source
M1 and current sink M2; and (b) discontinuous-current start-up circuit.
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4.3 Voltage References
Voltage references can be categorized on the basis of the temperature compensation
attempt they use. Temperature-uncompensated Zener and forward-biased diodes
fall into the zero-order category. First-order references compensate for the linear
term of the temperature dependence of the base-emitter voltage given in (4.3), while
second- and higher-order references, which are called curvature-corrected references,
compensate for linear and one or more higher-order temperature components, re-
spectively. The voltage references that are based on forward-biased diodes and
utilize temperature compensation are commonly referred to as bandgap references,
because their output voltage typically approaches Vg0. Hilbiber introduced the first
bandgap reference in 1964 [60], and this was followed by Widlar’s seminal work in
1971 [61]. Next, the concept of the first-order voltage reference and several such
circuit topologies will be presented. After that different curvature correction tech-
niques to compensate for the systematic error of the base-emitter voltage resulting
from temperature will be presented. Finally, other non-idealities than temperature
dependence related to voltage references will be discussed.
4.3.1 First-Order Voltage References
Generally, first-order temperature compensation can be realized in a voltage refer-
ence by summing properly scaled base-emitter and PTAT voltages, i.e.,
VREF = α1VBE + α2VT ln (pr) , (4.9)
where α1 and α2 are gain factors, and p and r correspond to the collector-current
and emitter-area ratios of two bipolar transistors, respectively. The principle of
the traditional first-order bandgap voltage reference with α1 = 1 is illustrated in
Fig. 4.5 (a). In order to provide first-order temperature compensation, the second
term of (4.9) must cancel the linear term of (4.3), which is denoted here by −λT .
Hence, the gain factor α2 must be chosen to be such that
α2 =
λq
kln (pr)
. (4.10)
Assuming λ is approximately 2.2 mV/◦C, the value of α2 ranges roughly from 9
to 23 with typical current density ratios between 3 and 16 [36]. Consequently,
the first-order temperature-compensated output voltage is close to 1.2 V and the
minimum supply voltage of such bandgap structures is limited to roughly 1.4 V
(VDD,min = VREF + VDS,sat).
Ideally, the resulting reference voltage is dominated by the residual second-order
temperature dependence of VBE and its maximum appears at the reference tem-
perature Tr, as illustrated in Fig. 4.5 (b). The effectiveness of the temperature
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Figure 4.5: (a) Principle of the first-order bandgap voltage reference and (b) the
residual second-order temperature dependence of the reference voltage.
compensation method used is typically expressed with the residual TC of the refer-
ence voltage in units of ppm/◦C. This TC is usually calculated with the so-called
box method, i.e.,
TC =
Vmax − Vmin
Vr (Tmax − Tmin) · 10
6, (4.11)
where Vr is the output voltage at the reference temperature. The temperature
dependence of first-order bandgap references typically ranges from 20 to 100 ppm/◦C
[49].
The same kind of temperature behavior can also be achieved by using subthreshold
MOS devices, since, when biased with a fixed drain current, their gate-source voltage
decreases linearly with temperature [62]. In that case VBE is replaced by VGS in
(4.9). Another way to implement voltage references with MOS devices is based on
exploiting the different temperature dependencies of the threshold voltages between
an NMOS and a PMOS device [63]. Next, different types of first-order voltage
references, shown in Fig. 4.6 together with their output voltage expressions, are
presented.
A. Bipolar Bandgap References
Three basic first-order bipolar bandgap references proposed by Widlar [61] and
Brokaw [64] are shown in Figs. 4.6 (a)-(c). All these topologies require the use
of npn bipolar devices, they inherently include a PTAT current reference, their gain
factor α1 equals one, and the optimal TC can be achieved with the gain factor
α2 given in (4.10). Brokaw bandgap cell can be used either without or with an
operational amplifier in the feedback loop, as shown in (b) and (c), respectively.
B. CMOS Bandgap References
The first-order bandgap references shown in Figs. 4.6 (d) and (e) can be implemented
with substrate pnp devices, and are thus more useful than the structures (a)-(c).
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Figure 4.6: First-order voltage references together with their output voltage ex-
pressions. (a)-(c) Bipolar bandgap references [61, 64]; (d)-(e) CMOS-compatible
bandgap references [65, 56]; (f) purely current-mode CMOS-compatible sub-1-V
bandgap reference [59]; (g) bipolar and (h) CMOS-compatible bandgap reference
based on RBVP [66, 67], and (i) CMOS voltage reference based on weighted ∆VGS
[63].
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Similarly to (a)-(c), the topology (d) proposed by Kuijk [65] is based on the use of
an inherent PTAT current reference. In contrast, the bandgap reference (e) uses a
separate PTAT current reference and a bandgap output stage consisting of R2 and
Q3 [56]. The output voltage expressions of the circuit configurations (d) and (e) are
of the same general form as those of the circuits (a)-(c).
C. Sub-Bandgap References
As a result of single battery-cell operation, as well as lower breakdown voltages,
many structures have been proposed to manage with low supply voltages down to
roughly 1 V. These circuits are often called sub-1-V voltage references. The purely
current-mode CMOS-compatible sub-1-V bandgap reference proposed by Banba et
al. [59], shown in Fig. 4.6 (f), uses a TI current reference and the resistor R3. The
advantage of this topology is that a fraction of the traditional bandgap voltage of
1.2 V can be achieved by scaling both terms of (4.9) by resistor ratios, i.e., α1 6= 1
and α2 6= 1. From the operational amplifier design point of view, in order to manage
with the low supply voltages, the input common-mode voltage levels can be scaled
down by replacing R2 and R2/p by resistive voltage dividers [68].
Lin et al. presented the bipolar bandgap reference shown in Fig. 4.6 (g) in [66].
That structure generates a first-order temperature-compensated sub-1-V output. It
is based on the reverse bandgap voltage principle (RBVP), realized by using a VBE1
multiplier and a subtraction of VBE2. In contrast to the basic bandgap references
(a)-(e), in (4.9) VBE is scaled instead of VT ln (pr), in which case α1 ≈ 1/6 and α2 = 1
[67]. As a result, the output voltage is of the order of 200 mV. The main drawback
of this circuit is that the key transistor Q1 operates in the deep saturation region,
in which slight changes in the collector-emitter voltage significantly affect the base
current. Sanborn et al. proposed a CMOS-compatible sub-1-V voltage reference
[67], shown in Fig. 4.6 (h), which also utilizes the RBVP technique. Though lateral
pnp devices must be used instead of substrate pnps, good overall performance has
been reported in [67]. As opposed to the structure (g), this circuit does not suffer
from the mismatch between the collector currents of Q1 and Q2 resulting from the
Early effect. The resistor pR1 is added to cancel the error resulting from the base
current of Q1 through R1.
D. Other CMOS Voltage References
Figure 4.6 (i) shows a simple CMOS-compatible voltage reference presented by Le-
ung et al. in [63]. Both the MOS devices should operate in the saturation region and
their channel-length modulation effect should be minimized. The temperature drifts
of VTHn and VTHp, the magnitudes of which decrease linearly with temperature, are
mutually compensated. The linear and non-linear terms of the derivative of the out-
put voltage with respect to temperature can be set to zero by certain resistor and
transistor ratios, respectively. Because the temperature dependence of the threshold
voltage is not perfectly linear and the temperature dependence of the electron and
hole mobility cannot completely be canceled over the entire temperature range, a
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non-linear temperature-dependent error voltage appears at the output [63]. Sub-1-V
operation can be achieved by using this topology with low-VTH devices. Another
way to implement a low-power purely CMOS voltage reference is to use subthreshold
MOSFETs, as demonstrated in [62].
4.3.2 Curvature Correction Techniques
The temperature drift of first-order voltage references may become a problem in
some high-performance systems, for instance in precision temperature sensors [36].
Additionally, the requirements for battery-powered operation, i.e, a low quiescent
current flow and low-voltage operation, increasingly impose stringent specifications
on integrated references. Hence there is a growing need for higher-order curvature-
corrected references. Various approaches to compensate for [49, 50, 69, 70, 71],
or even fully cancel [49, 72, 73], the non-linear term of (4.3) have been proposed.
Typically, the TCs of curvature-corrected bandgap references extend from 1 to 20
ppm/◦C. Next, different types of curvature correction techniques will be briefly
discussed.
A. Second-Order Correction
The non-linear temperature-dependent characteristics of VBE can be compensated
for by summing an artificially generated non-linear voltage component to the first-
order voltage reference. The idea of the second-order bandgap reference and the
third-order residual temperature dependence of the resulting reference voltage are
shown in Figs. 4.7 (a) and (b), respectively. One realization example of such a
curvature correction is shown in Fig. 4.8 (a) [49]. The basic Brokaw bandgap cell is
modified by splitting the resistor R2 shown in Fig. 4.6 (b) into two parts, R2 and
R3, and by forcing a PTAT
2-type current to flow through R3. The second-order
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Figure 4.7: (a) Voltage components required for the second-order bandgap voltage
reference, and (b) the residual third-order temperature dependence of the resulting
reference voltage.
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curvature-corrected reference voltage thus becomes
VREF = VBE1 + (p+ 1)
(R2 +R3)
R1
VT ln (pr) +R3IPTAT 2. (4.12)
The last term partially cancels the negative temperature dependence of the loga-
rithmic term of the base-emitter voltage. Alternatively, a second-order bandgap
reference can be implemented by exploiting the temperature-dependent resistor ra-
tio technique [49], in which the ratio of Rtype-2/Rtype-1 should be roughly linearly
positive. The disadvantages of this simple technique are the large mismatch between
the two types of resistors and a strong dependence on a given process technology.
B. Exponential and Piecewise-Linear Correction
Higher performance can be achieved if the correcting term is designed to match the
nonlinearity of the diode (i.e., T ln(T )) better. In [69], the so-called β compensation
scheme, which is based on the exponential temperature dependence of the forward-
current gain of npn devices, β ∝ e−1/T , is presented. This technique is based on
the use of a base current as the curvature correction source, and it does not need
any extra circuitry compared to the first-order bandgap reference structure, unlike
the second-order bandgap references. A good overall performance can be achieved
with low quiescent currents, but the minimum supply voltage is restricted to roughly
1.5 V. Moreover, the process variations in the reference voltage will increase as a
result of variations in β [36]. A curvature-corrected bandgap reference based on a
piecewise-linear current-mode technique is proposed in [71]. The non-linear current
component INL is practically zero in the lower half of the temperature range, within
which the circuit operates like a first-order bandgap reference, while it increases non-
linearly in the upper half of the temperature range. The temperature-dependent
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currents are summed in the output stage.
C. Higher-Order Correction
The curvature correction is further improved theoretically if the non-linear term
itself is derived from a diode voltage. A higher-order bandgap reference, proposed
in [73], can provide an accurate reference voltage with a potentially low quiescent
current flow; however, this is at the expense of a supply voltage higher than roughly
4 V as a result of stacking multiple base-emitter voltages. Another exact bandgap
reference is presented in [49]. In contrast to the implementation of [73], the TC of
the reference voltage is exactly canceled for any non-integer value of the process-
dependent parameter η. The minimum supply voltage of that structure is only
moderate, roughly 1.8 V.
A simple yet effective low-voltage curvature-corrected bandgap reference, which
is based on the current-mode topology shown in Fig. 4.6 (f) and the use of a
temperature-dependent bias current ratio, is shown in Fig. 4.8 (b) [72]. Compared to
the basic temperature-uncompensated version, only one additional current branch,
including Q3, and the resistors R4 and R4/p are required. The basic idea behind this
curvature correction scheme is to correct the non-linear term by the proper combi-
nation of two base-emitter voltages, of which one is defined by using a temperature-
independent current (m = 0) and the other by using a PTAT current (m = 1). As a
result, the non-linear voltage VNL proportional to VT ln(T/Tr) is forced through the
resistors R4 and R4/p, thus leading to the non-linear current flow INL = VNL/R4
between the branches. This circuit configuration results in an output voltage of the
form
VREF = R3
[
p
VBE1
R2
+
VT ln (pr)
R1
+
VNL
R4
]
(4.13)
= p
R3
R2
[
VBE1 +
1
p
R2
R1
VT ln (pr) + (η − 1)VT ln
(
T
Tr
)]
, (4.14)
where the choice of R4 = R2/ [p (η − 1)] cancels the non-linearity of the base-emitter
voltage VBE1. Quite a similar curvature correction method based on a diode-voltage
loop is presented in [50]. However, that technique is more complex and it consumes
more quiescent current.
4.3.3 Non-ideal Effects
A. Parasitic Error Sources
Most voltage reference circuits adopt a voltage-mode output stage, in which the
base-emitter voltage is used directly in series with the output. In this simple way,
additional errors are not introduced [49]. The parasitic errors, such as the mismatch
of the resistors and finite output resistance of the transistors, affect both the ab-
solute value and the TC of the reference voltage. If it is assumed that the error
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sources themselves are temperature-independent, they cause PTAT spread. For ex-
ample, in the case of a typical bandgap cell shown in Fig. 4.6 (b), the tolerance
and temperature coefficients of the resistors affect the base-emitter voltage only,
and the mismatch of the resistors affects the PTAT voltage only, whereas current
mirror mismatch, bipolar mismatch, and the Early effect affect both of them [49].
Depending on the resistor material used, as well as the physical layout properties,
the resistor mismatch can extend from 0.1 to 5%, whereas the current mirror mis-
match can range from 0.5 to 5%, depending on the current mirror configuration [49].
The mirroring accuracy can be improved by increasing the output resistance of the
mirror. On the basis of the discussion in Section 4.1.3, series resistances, process
variations in α and IS, and mechanical stress also affect the achievable accuracy of
the reference voltage.
B. Offset and Low-Frequency Noise
The regulated voltage references, i.e., those which utilize an operational amplifier in
the feedback loop, suffer from input offset voltages caused by, for example, asym-
metries in the physical layout. As an example, in the presence of the input offset
voltage VOS, the bandgap reference shown in Fig. 4.6 (d) results in a non-ideal
reference voltage of the form
VREF = VBE1 +
R2
R1
[VT ln (pr)− VOS] . (4.15)
Accordingly, the offset voltage is amplified to the reference output by the same factor
of R2/R1 as the ∆VBE [56]. Furthermore, the offset voltage varies with temperature,
thus degrading the TC of the reference voltage. Offset voltages can be minimized
by using several techniques, such as by utilizing precision layout techniques, by ex-
ploiting unequal collector currents to further increase ∆VBE , and by using a chopper
amplifier, the idea of which was already described in the context of a CT charge
amplifier in Section 3.2.1.
The output noise of voltage references may have considerable effects on the perfor-
mance of low-noise circuits, such as a high-precision A/D converter, because the
reference noise is directly added to the input of the subsequent circuit block and
even the addition of a large output capacitor may not suppress low-frequency flicker
noise components [56]. Fundamentally, noise floors do not decrease proportionately
when input supply voltages are lowered, thus leading to an effective reduction in dy-
namic ranges. The output noise of voltage-mode references tends to be lower than
that of current-mode ones with the same power dissipation and die area, because
voltage-mode references do not necessarily require a current mirror [67].
C. Load Regulation
Many voltage reference topologies inherently require an operational amplifier in the
feedback loop, i.e., a regulating loop, to establish the reference voltage [49]. As a
side benefit, the variations in output voltage with respect to changes in loading and
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operating conditions are reduced. Load regulation (LDR) performance refers to the
steady-state output voltage variations resulting from dc changes in the load current.
The need for a regulated low-impedance output depends on the loading demands of
the system. The use of an unregulated current-mode output stage may be acceptable
if there is a large capacitive load and no need for a steady-state current. Voltage
references may affect the speed of the circuits that they feed and cause crosstalk
between different circuits through reference lines. In low-power applications, in
which high-speed operational amplifiers cannot be used, the external disturbances
can be suppressed by bypassing the critical node to ground with a large capacitor.
Depending on the environment, however, it may even be preferable to leave the
critical node agile so that it can quickly recover from transients [56]. Therefore, in
order to mimimize the effects caused by noise injection, most integrated systems
utilize a regulated voltage reference.
D. Line Regulation and Power Supply Rejection
As long as the open-loop gain of the operational amplifier used in the regulated volt-
age reference is sufficiently high, the output voltage is relatively independent of the
input supply voltage. Line regulation (LNR) performance refers to the steady-state
output voltage variations from dc changes in the input supply voltage. Instanta-
neous variations in the loading of the input supply itself, particularly resulting from
digital circuits, cause transient variations to occur [56]. The power supply rejection
(PSR) performance of a regulated voltage reference typically depends on the rejec-
tion properties of the operational amplifier, and thus degrades at high frequencies
as a result of various capacitive paths. Both the LNR and PSR performance can
be improved by increasing the effective impedance from the sensitive node, partic-
ularly from the reference voltage node, to the input supply. The effective output
resistance of a stand-alone device can be improved by roughly 30 to 50 dB by using
a simple unregulated cascode circuit, and at least an order of magnitude more by
using a regulated cascode circuit [49]. However, in low-voltage applications the use
of cascodes is typically impossible because of the limited voltage headroom avail-
able, thus also limiting the LNR and PSR performance. Another way to improve
the PSR performance is to isolate the noisy and variable supply from the reference
core circuit by using a pre-regulator, which can be essentially either a zero-order or
a first-order voltage reference [49].
E. Overall Accuracy
The overall accuracy of a voltage reference is typically determined by the combina-
tion of its TC and LNR performance [74], i.e.,
Accuracy =
∆VTC +∆VLNR
VREF
, (4.16)
where ∆VTC and ∆VLNR are output voltage variations resulting from variations in
the temperature and supply voltage, and VREF is the nominal reference voltage. The
LDR performance is more appropriately taken into account in the overall accuracy
in the case of supply voltage regulators, which will be discussed in Chapter 6.
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4.4 Temperature References
Most integrated temperature references, generally called temperature sensors or tem-
perature transducers, make use of the characteristics of bipolar transistors. Temper-
ature sensors based on, for example, the temperature dependence of resistors and
MOS transistors [75] and thermal delay-lines [76, 77] have also been reported. In a
smart temperature sensor, the sensor core circuitry is combined with the interface
electronics on a single chip. In order to produce a digital representation of temper-
ature, the so-called ratiometric temperature measurement, in which a temperature-
dependent signal is compared to a reference signal, is required. Thanks to the fast
development of smart temperature sensors, they can compete with conventional tem-
perature sensors, such as platinum resistors, thermistors, and thermopiles, in terms
of both cost and accuracy [36]. However, the operating range of integrated temper-
ature sensors may be too restricted for some applications. Next, after a literature
review of temperature sensors, the main characteristics of such circuits compared to
voltage references, i.e., the ratiometric temperature measurement principle and the
ratiometric curvature correction technique, will be discussed. Finally, the optimized
charge balancing readout scheme for smart temperature sensors will be described.
4.4.1 Summary of Literature
The use of a base-emitter voltage of a bipolar transistor as a temperature sensor
is straightforward, but, as discussed in Section 4.1, the base-emitter voltage suffers
from non-linearity and its sensitivity is process-dependent. The first analog tem-
perature sensor based on ∆VBE was presented by Verster in 1968 [78]. Later, in
1974, Dopkin introduced the first monolithic temperature sensor of that kind [79].
Boomkamp et al. presented the first digital temperature sensor in 1985, the design of
which was represented in [80]. That circuit was implemented with bipolar technol-
ogy and it was based on the sequential feeding of a temperature-dependent current
ITD and a first-order temperature-independent current ITI to a current-to-frequency
converter.
The input signal in a temperature sensor is essentially a low-frequency or dc signal.
Hence, smart temperature sensors can provide the so-called single-shot mode, in
which, to save power and to reduce self-heating, at least part of the circuitry is
powered down after producing a single temperature reading. A low-power CMOS
smart temperature sensor, introduced by Bakker et al. in 1996 [81], uses a first-order
CT ∆Σ modulator to generate the output bitstream proportional to ITD/ITI . The
circuit consumed 3 µA at a sample rate of 2 S/s and achieved an inaccuracy of ±1◦C
over the temperature range from –40 to 120◦C after calibration at two temperatures.
Two years later Tuthill presented an SC temperature sensor [82] with a comparable
performance and an average current consumption as low as 0.3 µA at a sample rate
of 10 S/s. A low-cost untrimmed temperature sensor utilizing both chopper and
DEM techniques in the PTAT current generator was proposed by Bakker et al. in
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1999 [83]. That sensor achieved accuracy comparable with that of the one described
in [81] over the temperature range from –20 to 100◦C.
During the last decade, the steady increase in the heat dissipation of micropro-
cessors has further boosted the development of smart CMOS temperature sensors.
Consequently, significant improvements in the accuracy of integrated temperature
sensors have been obtained through precision interfacing techniques [36]. Pertijs et
al. presented two CT temperature sensor designs with an inaccuracy of ±1.5◦C [84]
and ±0.5◦C [85] from –50 to 120◦C, respectively, and an SC design characterized
by many more dynamic error correction techniques with an inaccuracy as low as
±0.1◦C from –55 to 125◦C [57]. In all these sensors, the ratiometric curvature cor-
rection technique [36] was applied to minimize the overall curvature in the output
resulting from the systematic error of the base-emitter voltage. The sensor with the
best performance with respect to both accuracy and power dissipation consumes
75 µA from a 2.5-5.5-V supply, while operating continuously at a sample rate of
10 S/s [57]. Batch calibration was used in [84], while individual calibration after
packaging was used in [85] and [57].
A further optimized implementation with respect to cost and power dissipation was
presented by Aita et al. [86]. Their smart temperature sensor achieved a batch-
calibrated inaccuracy of ±0.25◦C from –70 to 130◦C with a threefold reduction
in current consumption, thus being 25 µA, while using the same sample rate and
supply voltage as the one described in [57]. During the present year several imple-
mentations with comparable inaccuracies have been proposed. The recent trend has
been towards deep-submicron temperature sensors. A temperature sensor with an
energy-efficient zoom ADC, which combines a coarse SAR conversion and a fine ∆Σ
conversion, realized in a 0.16-µm CMOS process, consumes only 6 µA from a 1.8-
V supply [87], while an npn-based temperature sensor implemented with a 65-nm
CMOS process draws 8.3 µA from a 1.2-V supply [88]. The latter demonstrates that
it is possible to implement accurate low-power low-voltage temperature sensors in
deep-submicron CMOS processes. Furthermore, a temperature sensor based on the
thermal diffusivity of silicon, namely the use of an electrothermal filter consisting of
a heater and a thermopile, was demonstrated to exhibit an untrimmed inaccuracy
of ±0.2◦C from –55 to 125◦C in [77]. Therefore, its untrimmed inaccuracy is com-
parable to the inaccuracy of the aforementioned state-of-the-art batch-calibrated
temperature sensors based on bipolar transistors. As opposed to the temperature
sensors proposed in [87] and [88], this approach is not applicable for low-power
applications because of the high heater power of 2.5 mW.
4.4.2 Ratiometric Temperature Measurement
The conceptual schematic of a smart temperature sensor based on the use of three
substrate pnp devices is shown in Fig. 4.9 [36]. The base-emitter voltage difference
∆VBE is amplified by a factor α and combined with VBE to provide an input and a
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Figure 4.9: Conceptual schematic of a smart temperature sensor.
reference voltage to an ADC. As a result, the output of the ADC becomes2 [36]
µ =
VPTAT
VREF
=
α∆VBE
VBE + α∆VBE
=
αVT ln (pr)
VT ln
(
I2
IS
)
+ αVT ln (pr)
. (4.17)
The output µ has to be PTAT, since VREF can be considered as temperature-
independent. Linear scaling can be implemented to provide a final digital output
Bout = A0 + A1µ in degrees Celsius, where A0 ≈ −273 K and A1 ≈ 600 K. Thus,
µ = 0.5 corresponds to 27◦C. With the use of that kind of approach only roughly
30% of the ADC input range is used. A more complicated expression of µ can be
used to increase the usable input range to 90%, in which case the resolution of the
ADC can be scaled down by a factor of three [36].
4.4.3 Ratiometric Curvature Correction
If VREF is designed to be slightly greater than required in a typical voltage reference,
its positive linear temperature dependence in (4.17) can be expressed as [36]
µ ∝ 1
VREF
∝ 1
1 + xT
= 1− xT + 1
2
(xT )2 − . . . (4.18)
The resulting non-linearity itself can be used as the curvature correction source to
compensate the second-order non-linearity of VBE [84]. The minimum non-linearity
is achieved under the condition [∂2µ/∂T 2]T=Tr = 0. This type of curvature correction
relies on the ratiometric nature of the temperature sensor. Its realization only alters
the circuit parameters, not the structure of the temperature sensor. Moreover, the
scaling parameters A0 and A1 of the final digital output need to be slightly adjusted.
4.4.4 Optimized Charge Balancing Readout
∆Σ ADCs are particularly suitable for the narrow-bandwidth signals characteristic
of temperature sensors. A staightforward and an optimized charge balancing scheme
2Note that, for simplicity, the factors α1 and α2 used in (4.9) are replaced here by the factors
one and α, respectively.
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Figure 4.10: (a) Straightforward and (b) optimized charge balancing scheme for
implementing a smart temperature sensor.
for producing the transfer function (4.17) are illustrated in Figs. 4.10 (a) and (b),
respectively [36]. In the latter case, the integrator’s input voltage Vx equals α∆VBE
if the value of the bitstream bs is zero, and −VBE if its value is one. The main
advantage of this particular technique, when compared to its straightforward coun-
terpart, is that there is no need for an explicit reference voltage VREF . Both CT
[81, 83, 84, 85] and DT [57, 86] designs based on this optimized charge balancing
scheme have been reported.
A. Continuous-Time Approach
Charge balancing can be implemented in a first-order CT ∆Σ implementation,
shown in Fig. 4.11, by using two voltage-to-current (V/I) converters that convert
VBE and ∆VBE into currents with opposite polarity [81]. The gain α can be realized
by using a larger resistor and/or a shorter integration period for VBE , i.e. R2 > R1
and/or φVBE < φ∆VBE by a fraction δ, such that α = R2/ (δR1) [36]. In precision
temperature sensors some form of offset cancellation is typically required in the V/I
converter of ∆VBE , the offset requirement of which is the most stringent. Moreover,
DEM techniques are typically required since the accuracy of α is mainly determined
by the matching of R1 and R2. Switching the outputs of the V/I converters causes
intersymbol interference as a result of the dependence on the bitstream, thus caus-
ing extra non-linearity and an increased quantization noise level [36]. This problem
R2
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∆VBEV/I
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Cint
D Q
φVBE
φ∆VBE
φeval
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φ∆VBE
φVBE
φeval
δT
T
Figure 4.11: First-order CT ∆Σ modulator based on the use of two V/I converters.
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Figure 4.12: Front-end of the fully differential SC ∆Σ modulator.
can be prevented by using the return-to-zero (RTZ) switching technique, in which
the outputs of both V/I converters are switched off at the end of every clock cycle.
Dynamic error correction techniques cause switching transients as well.
B. Discrete-Time Approach
A simplified schematic of the front-end of the fully differential SC ∆Σ modulator
is shown in Fig. 4.12 [57]. CDS is used to eliminate the offset and 1/f noise of
the operational amplifier. If bs = 0, during φ1 the current I is directed to Q1 and
the current 5I to Q2, while during φ2 the currents are swapped, in such a way
that the resulting overall change in the output of the integrator is proportional to
2∆VBE . If bs = 1, during φ1 the emitter of Q2 is shorted to ground, while Q1 is
biased by the programmable current Itrim. Again, during φ2 the roles of the bipolar
transistors are swapped, in such a way that the overall change in the integrator’s
output is proportional to − (VBE1 + VBE2). The gain α can be realized by using
a larger sampling capacitor for ∆VBE than for VBE , and/or performing multiple
charge transfers in one cycle of the ∆Σ modulator. In order to provide the gain of
16 in [57], a sampling capacitor that is eight times larger, together with a double
integration, is used for ∆VBE . Mismatch errors between capacitors can be averaged
out by using DEM techniques. In a fully differential implementation the effects of
leakage currents are relieved because they appear as common-mode.
The non-ideal noise shaping of a first-order modulator for a dc input signal does not
prevent its use for instrumentation purposes. However, the use of a second-order ∆Σ
modulator allows a significant reduction in clock frequency and thus also in power
dissipation compared to a first-order modulator [57]. The optimized charge balanc-
ing scheme can be added to a second-order modulator by introducing a feedforward
path over the first integrator [36]. Another advantage is that the peak-to-peak out-
put swing of the first integrator is significantly reduced. The low-pass characteristic
of a ∆Σ modulator can be used to suppress disturbances present in its input signal,
such as dynamic error signals generated in the sensor core circuitry.
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C. CT vs. DT Readout
In a CT implementation, accuracy requirements, rather than noise requirements,
typically determine the power dissipation, whereas in a DT implementation the noise
and settling requirements are dictated by the minimum sampling capacitor size and
minimum bias current, respectively [36]. Power dissipation can be reduced in both
cases by powering down the sensor part of the time. The overall average power
dissipation may be reduced, even if the output data rate is kept the same, because
the average power dissipation of the supporting circuitry, such as the bias circuit, is
reduced. SC circuits are much less sensitive to switching transients, because sam-
pling occurs at the end of a clock phase. As a conclusion, CT implementations are
preferred for very low-noise or low-power temperature sensors, whereas SC imple-
mentations are more suitable when dynamic error correction techniques are widely
used [36].
4.5 Discussion
Base-emitter voltages, and especially their differences, are very practical in the de-
sign of accurate and predictable current, voltage, and temperature references. In
contrast to a single VBE voltage, provided that the collector current ratio is con-
stant, ∆VBE is very reproducible, being independent of process parameters, as well
as the absolute values of the collector currents. Most voltage and temperature ref-
erences require one or several current references which have a well-characterized
and controlled temperature behavior. A low-power first-order bandgap reference
was designed for both sensor interface ASICs. The first ASIC, which operates from
a 1.8-2.5-V supply, utilizes a regulated version of the Brokaw’s bandgap reference
(Fig. 4.6 (c)) [P2]. Its buffered output voltage is forced across a resistor to generate a
current reference, which roughly has a temperature-independent characteristic. The
temperature reference part that was also included exploits the PTAT voltage inher-
ently available in the corresponding bandgap topology. In order to provide a digital
temperature reading, ratiometric temperature measurement, in which a PTAT volt-
age is compared to a reference voltage, is required. Before the A/D conversion, the
PTAT voltage had to be buffered, amplified, and shifted to a proper voltage level.
Because of the low supply voltage requirement of 1.2 V (battery voltage 1.2-2.75 V),
a current-mode CMOS-compatible bandgap reference (Fig. 4.6 (f)) [P8], which in-
herently provides a TI current reference, was implemented for the second interface
ASIC.
In addition to the aforementioned reference core parts, several reference voltage
buffers with resistor string loads had to be designed for both ASICs to provide
the detection bias, reference, and common-mode voltage levels that were required
in the sensor front-end and ADC circuits. In the case of the first interface ASIC
[P4], a total of three such reference voltage buffers had to be provided, one for the
SBB-type sensor front-end and two for the two algorithmic ADCs converting the
acceleration and temperature information to the digital domain, because the ADCs
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are powered down between their conversion cycles in order to save power. Similarly,
the corresponding reference voltage buffers make use of reduced duty cycles. Two
reference voltage buffers with resistor string loads, one for each operating mode in
order to optimize power dissipation, were designed for the second sensor interface
ASIC [P8].
The core circuitry of the current, voltage, and temperature reference that was de-
signed for the first interface ASIC consumes only 5.5 µA from a 1.8-V supply. In-
cluding all required reference voltage buffers, current mirrors, and scaling circuitry,
the total current consumption is increased to 23.1 µA. In the case of the second
interface ASIC, when excluding the reference voltage buffers, the current and volt-
age reference circuitry consumes only 4.8 and 8.6 µA from a 1.2-2.75 V supply
in the 1- and 25-Hz modes, respectively. When the current consumptions of the
reference buffers are included, the corresponding values are increased to 8.4 and
60.7 µA, respectively. The reference voltage buffer starts to dominate the total
current consumption of the system, particularly in the 25-Hz mode, because the
∆Σ-type sensor front-end causes large worst-case load capacitance in the order of
30 pF for the common-mode output voltage; the fact that must carefully be taken
into account in the design of the resistor string load of the reference voltage buffer.
It is also worth noting that the maximum capacitive signal available from the ±4-g
accelerometer did not cover the whole input range of the ∆Σ sensor front-end, but
was limited roughly to the level of one twelfth of the full-scale range. In practice,
this meant that the 16-bit accuracy was required from both the sensor front-end
and the reference voltage generation, which had an adverse effect on the current
consumption of the reference voltage buffers.
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5 Non-linear Frequency References
The function of frequency references, or oscillators, is to produce stable and pe-
riodic time-varying output waveforms that can serve as the information or timing
signals for the signal-processing circuits [89]. Oscillators can be divided roughly
into tuned (sinusoidal) and non-linear (square wave, or triangular) oscillators [90],
though essentially all oscillator circuits can be considered as non-linear because of
their non-linear amplitude control mechanism. Thanks to their simple structure,
non-linear oscillators, namely ring and relaxation oscillators, are particularly at-
tractive for providing relatively low-frequency timing signals, from hundreds of kHz
to tens of MHz, for low-power sensor interfaces, in which neither their poor phase
noise performance nor poor spectral purity becomes a problem. This chapter starts
by introducing oscillator basics, after which the focus shifts to ring and relaxation
oscillators, and finally to jitter and phase noise performance.
5.1 Oscillator Basics
5.1.1 Oscillator Models
Oscillators are typically modeled as linear systems by using either a feedback model
or a negative resistance model, as illustrated in Figs. 5.1 (a) and (b) [91], respectively.
The preference of one model over the other depends on the oscillator configuration.
The feedback model consists of an amplifier A(s) and a frequency-selective feed-
back network β(s) connected in a positive feedback loop. The closed-loop transfer
function is given by
H(s) =
A(s)
1− A(s)β(s) , (5.1)
where A(s)β(s) = L(s) is the loop gain. The circuit may oscillate at ω0 if the
so-called Barkhausen criteria [89]
|L(jω0)| ≥ 1 and 6 L(jω0) = 0◦ (5.2)
are satisfied at that frequency. However, it must be noted that these conditions may
provide misleading results if they are met at multiple frequencies [91]. If the circuit
is unstable about its operating point (i.e., a complex pole pair in the right-half-plane
(RHP)), electronic noise or turn-on transient in the supply voltage may initiate the
oscillation and produce a growing waveform. Hence, oscillators are autonomous
circuits that are able to produce and sustain an output signal Vout without applying
any input signal Vin [91]. As Vout becomes larger, the non-linearity of the active
devices starts to limit its growth, eventually causing the loop gain to be reduced to
exactly unity (i.e., a complex pole pair on the jω-axis).
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Figure 5.1: Oscillator models: (a) feedback and (b) negative resistance model.
The negative resistance model shown in Fig. 5.1 (b) consists of a one-port active
circuit and a one-port frequency-determining circuit, which are characterized by the
impedances Za = Ra + jXa and Zf = Rf + jXf , respectively. The function of the
active circuit is to produce a small-signal negative resistance. In the case of this
model, the widely-used conditions for the oscillation build-up are [91]
Ra(ω0) +Rf(ω0) < 0 and Xa(ω0) +Xf (ω0) = 0. (5.3)
Accordingly, the circuit provides oscillation at ω0 if the total resistive component is
negative and the total reactive component becomes zero at that frequency. Again,
misleading results may arise if the total reactive component becomes zero at multiple
frequencies [91].
5.1.2 Oscillator Categories
There is a wide range of different oscillator architectures reported in the litera-
ture [56, 89, 90, 92, 93]. Typically, tuned oscillators make use of some kind of a
frequency-selective or tuned circuit (RC/SC/LC/crystal oscillators) in a feedback
configuration. The oscillation conditions discussed in the previous section can also
be met without using resonators. Ring oscillators, which are cascades of inverting
gain stages in a unity-gain feedback, are able to provide oscillation if the open-loop
gain remains sufficient when the phase shift around the loop becomes zero. Relax-
ation oscillators, in turn, are able to oscillate even if the small-signal phase shift
is insufficient, since their open-loop input/output characteristics involve hysteresis
[93].
LC and crystal oscillators can provide excellent phase noise performance and high
spectral purity because they are relatively insensitive to the properties of the active
devices and have a frequency-selective feedback network [89]. Because of the large
passives needed at lower frequencies, the use of integrated LC oscillators [93] is pre-
dominantly restricted to the radio and millimeter-wave frequencies. Oscillators that
make use of piezoelectric crystals, such as quartz, can provide oscillation frequencies
from a few kHz to several hundred MHz, depending on the design and orientation of
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the crystal, with superior stability with respect to time and temperature (e.g., 1-2
ppm/◦C) [89]. Unfortunately, such crystals are incompatible with IC technology as
they require expensive external components. Silicon micromachined resonators, or
MEMS oscillators, can also offer excellent stability and high quality factors over a
wide range of frequencies, thus making them suitable for use in reference oscillators
[94]. Though the uncompensated temperature stability of such resonators is inferior
to that of quartz, typically in the order of 26 ppm/◦C [94], these devices have the
advantages of being capable of being combined with standard CMOS circuitry at
the chip or package level and providing electrostatic tuning capability through the
electrostatic spring constant kes discussed in Section 3.1.1.
The use of both RC and SC sinusoidal oscillators is typically restricted by the
bandwidth of the operational amplifiers. Furthermore, the frequency tuning of RC
oscillators requires the simultaneous adjustment of several component values [89],
whereas existing clock signals are required to control the switches in SC oscillators.
Sinusoidal oscillators can also be implemented by exploiting operational transcon-
ductance amplifiers (OTAs) and capacitors. Because OTAs can provide larger band-
widths than conventional operational amplifiers, OTA-C oscillators can be used for
signal generation up to hundreds of MHz [95]. Both types of non-linear oscillators,
i.e., ring and relaxation oscillators, are very suitable for IC design, since they are
straightforward to design, predictable in performance, do not require external com-
ponents, thus being compact in size, can provide a linear and wide tuning range that
can span orders of magnitude, and have inherent quadrature output capability [89].
However, because of the absence of high-Q frequency-selective elements, non-linear
oscillators suffer from poor phase noise performance. Because the period of a ring
oscillator is determined only by the sum of a few gate delays, its maximum oscilla-
tion frequency, which can be several GHz [96], is always much higher than that of a
relaxation oscillator.
5.1.3 Voltage-Controlled Oscillators
Most applications require the output frequency of an oscillator to be a function of a
control input, which is typically a voltage. Voltage-controlled oscillators (VCOs) are
important building blocks in phase-locked loops (PLLs), which are used extensively
in frequency synthesizers and clock recovery circuits. The ideal VCO characteristic,
i.e., the oscillation frequency f0 as a function of the control voltage VCTRL, can be
expressed as
f0(VCTRL) = f0(0) +KV COVCTRL, (5.4)
where KV CO is the constant gain in units of Hz/V. In practice, KV CO is not a
constant and it is desirable to minimize the non-linearity of (5.4), for example, in
order to achieve better settling behavior in PLL designs [56]. On the other hand, it
may be important to minimize KV CO to reduce the effect of noise in VCTRL on the
output phase and frequency. The required tuning range depends on the application
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demands, as well as process and temperature variations in the VCO center frequency.
The center frequency of some CMOS oscillators may vary by as much as a factor of
two, whereas frequencies that are tunable over one to two orders of magnitude are
required in some applications [56].
5.2 Non-linear Oscillators
5.2.1 Ring Oscillators
A. Single-Ended Ring Oscillators
A ring oscillator consists of a number of inverting gain stages in a loop. To fulfill
the Barkhausen criteria of (5.2) at the same frequency and to avoid the positive
feedback near zero frequency (i.e., latch-up) resulting from signal inversions, an odd
number N ≥ 3 of inverting gain stages is required, as illustrated in Fig. 5.2 (a)
by using basic CMOS inverters. Hence, the total frequency-dependent phase shift
required for the loop to oscillate is 180◦. One very useful property of ring oscillators
is that they can provide multiple clock phases, which are 360◦/N out of phase with
respect to each other. In practice, N is determined by various requirements, such
as speed, power dissipation, and noise immunity.
One period of oscillation corresponds to the time it takes for a transition to propagate
twice around the ring. Thus, the oscillation frequency can be expressed as [97]
f0 =
1
N(tdN + tdP )
≈ 2
NCVDD
(
1
IN
+
1
IP
)−1
≈ I
NCVDD
, (5.5)
where tdN and tdP are the high-to-low and low-to-high propagation delays, C is
the total capacitance at the output of each inverter stage, and IN and IP are the
average discharging and charging currents. The first approximation assumes that
the propagation delays are of the form td = CVDD/(2I), where VDD/2 corresponds to
the inverter’s transition point, while the second approximation assumes symmetric
operation, i.e., IN = IP = I. The average dynamic power of an N -stage CMOS
inverter-based ring oscillator is given by
P = VDDI = NCf0V
2
DD, (5.6)
Additionally, so-called crowbar current is drawn directly from the supply to ground
during transitions, which approximately doubles the total power dissipation of a
symmetric ring oscillator [96].
The average discharging and charging currents of a basic CMOS inverter delay cell,
IN and IP , can be limited by using constant current biasing of the inverters, as
shown in Fig. 5.2 (b) [98]. If the biasing circuit required is neglected, both the oscil-
lation frequency and the dynamic power dissipation of this type of a ring oscillator,
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Figure 5.2: N -stage single-ended ring oscillators utilizing (a) basic and (b) current-
starved CMOS inverters; (c) a four-stage differential ring oscillator, and (d) a basic
differential delay stage with PMOS load transistors operating in the linear region.
also called a current-starved ring oscillator, are those given in (5.5) and (5.6). The
proportionality of f0 to IN and IP makes voltage-controlled operation possible. A
relatively linear VCO characteristic can be obtained by sizing the resistively degen-
erated transistor MB to be so wide that its VGS is almost VTHn, regardless of VCTRL
[98]. Because a large load capacitance at the output of a ring oscillator can strongly
affect the oscillation frequency, one or two inverters are typically used for buffering.
B. Differential Ring Oscillators
Fully differential gain stages can be used to implement differential ring oscillators,
which exhibit better supply insensitivity than their single-ended counterparts. An-
other advantage of differential ring oscillators is that they can also use an even
number of gain stages, as illustrated in Fig. 5.2 (c). This four-stage differential
ring oscillator is able to provide quadrature outputs, the property of which is very
useful in many communication applications [90]. Figure 5.2 (d) shows a basic dif-
ferential delay stage with PMOS load transistors operating in the linear region.
Assuming equal propagation delays for high-to-low and low-to-high transitions, i.e.,
tdN = tdP = td, the oscillation frequency of an N -stage differential ring oscillator
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Figure 5.3: (a) Differential delay stage with linearized PMOS transistor loads for
greater supply noise immunity, and (b) differential delay stage that makes possible
a wide frequency tuning range.
can be expressed as [96]
f0 =
1
2Ntd
≈ I
2NCVswing
, (5.7)
where I is the tail current and C and Vswing are the total capacitance and the voltage
swing at each output node, respectively. If the biasing circuitry is neglected, the
power dissipation of an N -stage differential ring oscillator becomes P = VDDNI.
It is worth noting that Vswing depends on I as well. This implies that in order
to provide practical tunability through the tail current, some kind of amplitude
control must be added to the circuit. A replica biasing circuit [99, 100], embedded
in the differential delay cell with PMOS loads in Fig. 5.2 (d), is widely used when
differential voltage-controlled ring oscillators are being implemented. The amplifier
applies negative feedback to the gate of MR operating in the deep triode region and
forces VR and Vswing to be approximately VREF and VDD − VREF , respectively. The
oscillation frequency can be tuned by simultaneously varying IR and I through a
V/I converter, such as the one included in Fig. 5.2 (b). The advantage of combining
the replica biasing technique with a differential delay stage that has a PMOS input
pair [100] is that the oscillation frequency becomes inversely proportional to VREF ,
instead of VDD − VREF . As a result, both noise immunity and frequency stability
with respect to the supply voltage are improved.
A differential delay stage with linearized PMOS transistor loads, also known as
symmetrical loads [101], is shown in Fig. 5.3 (a). This kind of a delay stage with
additional diode-connected PMOS load transistors M1 and M2 can be used to provide
greater immunity to supply noise [101], as well as to the upconversion of flicker noise
[96]. A somewhat similar differential stage, shown in Fig. 5.3 (b) [56], is attractive
for applications requiring a very wide tuning range. The PMOS transistors M3 and
M4 are driven by inputs. As a result, relatively constant output swings are achieved
even with large variations in the tail current. By exploiting this kind of a differential
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stage in a ring oscillator, a tuning range as large as four orders of magnitude or more,
and with less than a doubled variation in the output voltage swing, can be achieved.
In order to provide higher noise immunity without additional voltage headroom, the
differential control of the tail currents on the basis of the use of a current folding
topology [56] can be utilized. Different tuning techniques based on the use of a
positive feedback circuit and interpolation are presented in [56].
5.2.2 Relaxation Oscillators
A. RC Relaxation Oscillators
A typical RC relaxation oscillator is shown in Fig. 5.4 (a). It consists of an inverting
Schmitt trigger placed in an RC feedback loop. Thus, during the first half of the
period Vout1 increases exponentially towards VDD with the time constant τ1 = RC.
When Vout1 reaches V1, Vout2 changes its state and consequently Vout1 starts to de-
crease exponentially towards ground by the same time constant τ2 = τ1. When Vout1
reaches V2, Vout2 changes its state again, thus initiating a new cycle. The charging
and discharging times T1 and T2 become equal if the upper and lower threshold
voltages V1 and V2 reside symmetrically with respect to VDD/2. The oscillation
frequency can be expressed as [98]
f0 =
1
T1 + T2
=
1
RC
[
ln
(
VDD−V2
VDD−V1
)
+ ln
(
V1
V2
)] . (5.8)
The accuracy and stability of V1 and V2 are critical, because they directly affect
the oscillation frequency. A dual-comparator Schmitt trigger [89] can be used to
keep V1 and V2 stable during the oscillation cycle. In that kind of a structure one
of the comparators changes its state when Vout1 reaches V1, while the other changes
its state when Vout1 reaches V2. If the power dissipation of the Schmitt trigger is
neglected, the absolute minimum power dissipation of this oscillator is given by [102]
Pmin = Cf0VHVDD, (5.9)
where VH = V1 − V2 is the hysteresis voltage.
B. Constant-Current Charge and Discharge Oscillators
Current sources, rather than resistors, are used in this type of relaxation oscillators
to charge and discharge the timing capacitor. A voltage-controlled version of such an
oscillator, in which a non-inverting Schmitt trigger drives a current-starved inverter
stage, is shown in Fig. 5.4 (b) [98]. The oscillation frequency of this topology is of
the form
f0 =
ID1ID2
C (V1 − V2) (ID1 + ID2) . (5.10)
Assuming ID1 = ID2 = ID, then S1 = |S2| = ID/C and the oscillation frequency
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Figure 5.4: (a) RC relaxation oscillator; (b) constant-current charge and discharge
oscillator; (c) simple astable multivibrator, and (d) source-coupled multivibrator.
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simplifies to f0 = ID/[2C(V1−V2)]. This condition implies a triangular wave in Vout1
and a square wave with a 50% duty cycle in Vout2. The absolute minimum power
dissipation given in (5.9) holds for this type of relaxation oscillator as well.
C. Astable Multivibrators
A simple astable multivibrator circuit including only two CMOS inverters and an
RC network is shown in Fig. 5.4 (c) [98]. The two inverter outputs are in opposite
states at all times and the capacitor C is alternatively charged and discharged with
the same time constant τ1 = τ2 = RC. The inverters change their states when
Vout1 reaches VTR, at which point a voltage equal to VDD is either increased to or
reduced from Vout1, depending on the direction of the transition in Vout3. Assuming
VTR = VDD/2, the oscillation frequency can be expressed as [98]
f0 =
1
2RCln
(
VTR+VDD
VTR
) = 1
2RCln(3)
. (5.11)
Frequency drift is caused primarily by variations in VTR induced by temperature and
supply voltage. The frequency stability can be improved substantially by replacing
the CMOS inverter stages by high-gain comparator stages, where the transition
voltage VTR can be derived from a resistor string [89].
Both emitter-coupled [103, 104, 105, 106] and source-coupled [106, 107, 108, 109]
multivibrators with a floating timing capacitor are well-known circuits, which can be
actually considered as a subclass of the constant-current charge and discharge oscil-
lators [89]. They are typically preferred over the conventional relaxation oscillators
utilizing a Schmitt trigger, because they can inherently provide symmetrical out-
put waveforms, as well as higher oscillation frequencies [89]. In the source-coupled
multivibrator shown in Fig. 5.4 (d), a cross-coupled pair M1-M2 operates as a gain
stage driving resistor loads R. The transistors M1 and M2 switch alternately on and
off, and they determine the charging direction of the timing capacitor C. Assuming
M1 is on and M2 is off, Vout1 = VDD − 2RI, Vout2 = VDD, and Vs2 ramps down with
a slope of S1 = −I/C until it reaches VTR, consequently turning M2 on and M1
off. Hence, the positive feedback around M1 and M2 provides rapid switching at the
end of each half-cycle, thus breaking the feedback for most of the period [93]. The
second half-cycle is a time-shifted replica of the other half-circuit.
The resulting voltage waveform across C, Vc = Vs1−Vs2, is a triangle (i.e., S2 = |S1|),
while the output voltage waveforms Vout1 and Vout2 can resemble either relaxation
or sinusoidal oscillations, depending on the size of the capacitance C. Assuming a
symmetrical Vc with a peak-to-peak variation of 2VC, the oscillation frequency can
be written as [107]
f0 =
I
4CVC
. (5.12)
The oscillation frequency depends on the supply voltage as a result of the body
effect of M1 and M2, which has an effect through VC [107]. Moreover, the control
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Figure 5.5: (a) Redrawn schematic of a source-coupled multivibrator, and (b) its
power-efficient variant.
characteristic is generally a non-linear function of the current. Extensive analyses
presented in [106] and [109] prove that there is a continuum between sinusoidal and
relaxation oscillations. At high frequencies (i.e., small C), the hysteresis diminishes
and the signals at the drain and source of M1 and M2 become close to sinusoids.
The source-coupled multivibrator can be redrawn as shown in Fig. 5.5 (a) [110], i.e.,
as a cascade of two inverting gain stages with capacitive degeneration. Assuming
equal transconductances gm for M1 and M2 and equal total capacitances CD for
each output node, for the circuit to oscillate at ω0, the two poles of each stage, i.e.,
−gm/(2C) and −1/(RCD), must contribute 90◦ phase shift. This implies that ω0
must be the geometric mean of these two poles, yielding [110]
f0 =
1
2pi
√
gm
2RCCD
, (5.13)
which is of the same form as the ones derived in [106] and [109].
A power-efficient variant of the source-coupled multivibrator is shown in Fig. 5.5 (b)
[108]. The power reduction scheme is based on combining the two tail current sources
into one and adding a differential pair M3-M4 to provide current steering. The
control of the current steering is derived directly from the outputs, and it works in
such a way that M1 and M4, and M2 and M3, are alternately on in pairs. As a result,
all the tail current I is ideally used for charging, and thus a 50% power reduction
[108] is achieved with a given oscillation frequency, when compared with the basic
configuration. In order to limit the output voltage swings in current-controlled
operation, clamping diodes from VDD to both output nodes are traditionally used
[107]. When load resistors are replaced with PMOS transistors operating in the
triode region, the replica biasing approach shown in Fig. 5.2 (d) can be utilized.
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5.3 Jitter and Phase Noise
Like other analog circuits, oscillators are susceptible to noise. In the case of a
practical oscillator both the signal amplitude A(t) and phase φ(t) are functions of
time. Disturbances in the amplitude are usually negligible or unimportant, and only
the random deviations in phase are considered. Random fluctuations in the oscillator
output frequency can be expressed in terms of (timing) jitter and phase noise. Jitter
is a time-domain measure of the timing accuracy of the oscillator period, while phase
noise is a frequency-domain view of the noise spectrum around the oscillator signal
[111].
5.3.1 Summary of Literature
Jitter and the phase noise of oscillators have attracted much attention among IC
designers. One of the best-known phase noise models is the Leeson model for tuned
tank oscillators [112]. Unfortunately, this model includes two empirical parameters,
namely the device excess phase number F and the 1/f3 noise corner ∆ω1/f3 , which
are typically used as fitting parameters for measured data. In [104], the jitter of
relaxation oscillators is quantified by dividing the noise voltage by the slope of the
waveform at the transition point. Since then the same time-domain first-crossing
approximation has occasionally been used in the case of ring oscillators [113, 114,
102, 97]. Jitter and phase noise formulas are derived in detail for both single-ended
and differential ring oscillators in [97]. These formulas take both white and flicker
noise into account and they are suitable for hand calculations. A frequency-domain
phase noise study for both ring and relaxation oscillators is presented in [110].
The general theory of phase noise in electrical oscillators proposed in [115] is based
on a linear time-variant (LTV) model and gives an important insight into the phase
noise generation process through impulse sensitivity functions (ISFs) and the time-
varying nature of the noise sources, i.e., cyclostationarity. Both linear time-invariant
(LTI) and LTV models erroneously predict infinite noise power density at the carrier
frequency, as well as infinite total integrated power [116]. A more complete unifying
phase noise theory for white and colored noise sources is presented in [116] and [117],
respectively. This theory relies on a non-linear differential equation and predicts a
Lorentzian shape of the spectrum, which implies that the noise power density at
the carrier is finite and that the total carrier power is preserved despite spectral
spreading resulting from noise. Like an ISF in the LTV model of [115], a perturbation
projection vector (PPV) serves as a transfer function from a noise source to the scalar
c and can be used to identify the sensitivity of a node to noise [118].
5.3.2 Relation between Jitter and Phase Noise
A. Period Jitter
In the presence of phase noise, the period of a free-running oscillator has a Gaus-
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Figure 5.6: (a) Accumulation of absolute jitter with measurement time and (b)
phase noise PSD with close-in corner frequencies.
sian distribution with a mean T and a standard deviation σT , which is here called
period jitter. The terms cycle jitter σc and cycle-to-cycle jitter σcc have been used
inconsistently in place of ‘period jitter’ in the literature [111]. According to the
definitions of [119], cycle jitter corresponds to the period jitter used here, whereas
cycle-to-cycle jitter is defined in such a way that it compares the oscillation period
with the preceding period, instead of the mean period, thus describing the short-
term dynamics of the period. Assuming white noise sources, two successive periods
are uncorrelated and the variance of cycle-to-cycle jitter is twice as large as that of
period jitter, yielding σcc =
√
2σT [119].
B. Absolute Jitter
Absolute or long-term jitter σabs is defined as the cumulative sum of timing errors
during the measurement time ∆T . Since its variance diverges with time, this type of
jitter definition is typically used for PLLs, where an oscillator periodically receives
correction pulses. In practice, both uncorrelated and correlated noise sources exist
in a circuit, and thus the absolute jitter of a free-running oscillator accumulates over
∆T , as illustrated in Fig. 5.6 (a) [120]. The white noise of the oscillator dominates
below the 1/f transition time tc, resulting in σabs,w = κ
√
∆T [114], while flicker noise
dominates above tc, yielding σabs,1/f = ζ∆T [96], where κ and ζ are proportionality
constants determined by the circuit parameters.
C. Phase Noise
Phase noise is a continuous stochastic process indicating random accelerations and
decelerations in phase, while an oscillator operates at a nominally constant frequency
in steady state [97]. The phase noise is specified in the frequency domain by using the
power spectral density (PSD) Sφ(f). In essence, phase noise broadens the spectral
peaks while still keeping the total power of the oscillator unchanged. Phase noise
has been shown to have a Lorentzian spectrum [121, 116], which has the total power
of one and avoids any singularities at f = 0. In the absence of flicker noise and
if any noise floor is ignored, the single-sideband (SSB) phase noise PSD L(f) at a
frequency offset f in dBc/Hz (dB below the carrier within a unit bandwidth) can
95
be approximated as [116]
L (f) ≈ 10 log10
[
1
pi
pif 20 c
(pif 20 c)
2
+ f 2
]
, (5.14)
where c is a scalar constant that describes the phase noise of the oscillator. The
phase noise spectrum goes flat at offset frequencies below the Lorentzian linewidth
pif 20 c [121]. Assuming pif
2
0 c  f  f0, the phase noise can be approximated as
L (f) ≈ 10 log10[(f0/f)2c], which corresponds to the decay of phase noise at a rate
of –20 dB/dec.
In the presence of any colored noise, such as flicker noise, the phase noise spectrum
no longer displays a Lorentzian spectrum. There is no closed-form expression for the
phase noise in the presence of flicker noise [111], but analytical models can be found
in [117] and [121]. The model presented in [121] is a convolution of a Lorentzian
with a Gaussian spectrum, in which the Lorentzian spectrum describes the white
noise sources and the Gaussian spectrum describes the flicker noise sources. On the
basis of the model presented in [117], the effect of any colored noise on the phase
noise spectrum can be taken into account by replacing c in (5.14) by the frequency-
dependent scalar c(f) = cw +
∑M
m=1 |ccm(f)|2 [118], where cw describes the phase
noise contribution from the white noise sources and ccm that from the mth-colored
noise sources.
D. Equating Phase Noise to Jitter
In [120], a simple model to relate the time-domain absolute jitter and frequency-
domain phase noise in the presence of flicker noise sources is presented. Figure 5.6 (b)
shows a typical sideband phase noise spectrum Sφ(f) with close-in corner frequencies
γ1/f and γw, which limit the phase noise power from growing to infinity at f = 0.
The 1/f2 region with a –20 dB/dec slope is due to the white noise, while the 1/f3
region with a –30 dB/dec slope is due to the upconversion of the flicker noise. At
large frequency offsets the phase noise spectrum eventually flattens out as a result
of the noise floor. Though flicker noise is a non-stationary process, in practice it is
always modeled as a colored stationary process [120, 117]. Accordingly, the model
in [120] exploits the following relationship between absolute jitter and phase noise
for both the white and flicker noise
σ2abs(∆T ) =
2
pi2f 20
∫ ∞
0
Sφ(f) sin
2 (pif∆T ) df. (5.15)
The analysis of [120] proves that the total absolute jitter can be expressed as
σabs,tot(∆T ) = κ
√
∆T + ζ∆T =
√
Sw
f0
(√
∆T + α
√
fc∆T
)
, (5.16)
where Sw is the frequency-domain white noise figure of merit and α a coefficient
of approximately five. Thus, the relation between tc and fc, the latter of which
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corresponds to the 1/f3 corner frequency, becomes tc ≈ 1/(25fc). The experimental
results presented in [120] for a dozen VCOs prove that the model predicts the value
of ζ with an error smaller than 10%. Because the phase noise in the 1/f2 region is
of the form L(f) = Sw/f 2, and on the other hand, (5.15) with ∆T = 1/f0 results
in σ2T = Sw/f
3
0 [97], the relation between the period jitter and phase noise (both
resulting from the white noise only) can be written as [96]
σT =
f
f 1.50
10L(f)/20, (5.17)
where L(f) is given in units of dBc/Hz.
5.3.3 Impulse Sensitivity Function Theory
An impulse sensitivity function (ISF), which is denoted as Γ(ω0t), describes the
phase shift ∆φ in the oscillation waveform as a result of a charge injection ∆q into
a certain oscillator node at a phase angle ω0t during the oscillation period. This
dimensionless, frequency- and amplitude-independent, 2pi-periodic function relates
to the output excess phase φ(t) by the equalities [115]
φ(t) = Γ(ω0t)
∆q
qmax
=
1
qmax
∫ t
−∞
Γ(ω0t)in(t)dt, (5.18)
where qmax = CnodeVswing is the maximum charge displacement across the capacitor
at the node of interest and in(t) the noise current injected into this node. Any
fluctuation in the phase persists indefinitely, whereas the excess amplitude tends to
decay with time thanks to the amplitude-restoring mechanism of practical oscillators
[115]. Typical ISFs for a harmonic oscillator, a ring oscillator, and an RC relaxation
oscillator are illustrated in Figs. 5.7 (a)-(c) [122], respectively.
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Figure 5.7: Typical ISFs for (a) harmonic oscillator; (b) ring oscillator, and (c)
RC relaxation oscillator.
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Figure 5.8: (a) Propagation of a current impulse to the phase shift on the output
voltage waveform and (b) conversion of a current noise spectrum to phase fluctua-
tions and further to phase noise sidebands around the carrier.
The ISF can be expanded in a Fourier series because of its periodicity. As a conse-
quence, applying a current in(t) = Incos[(nω0 +∆ω)t] close to any integer multiple
of the oscillation frequency results in two equal sidebands at ±∆ω in Sφ(ω) [115].
This phenomenon is explained in [110] by non-linear mixing, but the LTV theory
under consideration proves that non-linearity is not needed to explain frequency
translations. As depicted in Fig. 5.8 (a) [115], the conversion of device noise current
to output voltage can be considered as a cascade of an LTV current-to-phase con-
verter, which corresponds to the unit impulse response for excess phase hφ(t, τ), and
a non-linear phase-to-voltage converter, which represents a phase modulation (PM).
The frequency-domain illustration is shown in Fig. 5.8 (b) [115]. The current noise
near dc gets upconverted and weighted by c0, the current noise near the carrier stays
there but gets weighted by c1, and the current noise near the other integer multiples
of the carrier gets downconverted and weighted by cn (n ≥ 2). These weighting
factors correspond to the Fourier coefficients. The phase noise spectrum Sφ(ω), as
an input to the non-linear phase-to-voltage converter, transforms the phase noise
sidebands to the output voltage spectrum SV (ω). Interestingly, the ISF theory re-
duces to the LTI model if c1 is set to unity while all the other Fourier coefficients
are discarded.
The root-mean-square (rms) and dc values of Γ(ω0T ) describe the phase noise re-
sulting from white and flicker noise, respectively. The SSB phase noise spectrum for
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an arbitrary oscillator resulting from a white noise current source can be expressed
as [123]
L (∆ω) = 10 log10
(
Γ2rms
q2max
i2n/∆f
2∆ω2
)
, (5.19)
where i2n/∆f is the white power spectral density of an input noise current. A flicker
noise current source with a power spectral density of i2n,1/f/∆f = i
2
n/∆f ·(ω1/f/∆ω),
where ω1/f is the 1/f noise corner frequency, results in a phase noise spectrum that
is of the form1 [115]
L (∆ω) = 10 log10
(
Γ2dc
q2max
i2n/∆f
2∆ω2
ω1/f
∆ω
)
. (5.20)
The ratio between the 1/f3 noise corner, i.e., the offset frequency at which (5.19)
and (5.20) become equal, and the device 1/f noise corner corresponds to the ratio
Γ2dc/Γ
2
rms. Because Γdc can be reduced significantly by providing symmetry in the
oscillation waveform, poor 1/f device noise does not necessarily translate to poor
close-in phase noise.
Large signal swing and fast transition improve the noise performance because then
signal power is maximized and the period during which the oscillator is sensitive to
noise is minimized [124]. Moreover, the devices do not contribute noise while turned
off. The cyclostationarity of a noise source, such as the variation of the channel noise
of a MOS device during the oscillation period, can be taken into account by multi-
plying the relating Γ(ω0t) with α(ω0t) [115], which is the deterministic 2pi-periodic
noise modulating function that can be derived from the device noise characteris-
tics and noiseless steady-state waveform. Since the current-to-phase conversion of
Fig. 5.8 (a) is linear, the individual contributions of various noise sources can be
combined by using superposition. According to a comparative study presented in
[125] for two different ring oscillators and an LC oscillator, the results obtained on
the basis of the ISF theory were within 3 dBc/Hz compared to the direct phase
noise simulations (SpectreRF and EldoRF), and within 5 dBc/Hz compared to the
measurements.
5.3.4 Phase Noise of Ring and Relaxation Oscillators
A. Single-Ended Ring Oscillators
Assuming that VTR equals VDD/2 and the threshold voltages of both NMOS and
PMOS transistors equal VTH , the SSB phase noise resulting from white noise in an
1Based on (5.18) the terms Γ2rms/q
2
max and Γ
2
dc
/q2max in (5.19) and (5.20) can be replaced by
φ2rms/∆q
2 and φ2
dc
/∆q2, respectively, where φrms and φdc are the rms and dc values for the phase
shift resulting from charge injections ∆q during the oscillation period.
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N -stage CMOS inverter-based oscillator can be expressed as [97]
L (f) = 10 log10
{
2kT
I
[
1
VDD − VTH (γn + γp) +
1
VDD
](
f0
f
)2}
, (5.21)
where k is the Boltzmann’s constant, T the absolute temperature, I the average
charging/discharging current, and γn and γp the coefficients equal to 2/3 for long-
channel devices in the saturation [96]. The SSB phase noise resulting from flicker
noise can be written as [97]
L (f) = 10 log10
[
Cox
8NI
(
µnKfn
L2n
+
µpKfp
L2p
)(
f 20
f 3
)]
, (5.22)
where Cox is the gate-oxide capacitance per unit area, µn and µp the electron and
hole mobilities, Kfn and Kfp the empirical flicker noise coefficients, and Ln and Lp
the channel lengths of the NMOS and PMOS devices, respectively.
Interestingly, the phase noise resulting from white noise sources is independent of
N , whereas the phase noise resulting from flicker noise improves with an increasing
N . According to (5.21) and (5.22), the phase noise performance can be improved by
increasing I, VDD, and N , as well as Ln and Lp. It is worth noting that I does not
depend on N , but in reality it depends on VDD. According to the ISF-based analysis
of single-ended ring oscillators presented in [96], the peak value of an ISF can be
reduced by increasing N , which corresponds to faster transitions, whereas Γdc, and
hence the upconversion of flicker noise, can be reduced by providing symmetric rising
and falling edges. Assuming that the symmetry criteria are well satisfied, the net
effect of increasing N on the phase noise, however, disappears as a result of the
increased number of noise sources, which is in agreement with (5.21).
The fundamental reasons for the poor phase noise performance of ring oscillators
are that they dissipate all the stored energy during the same cycle (i.e., low Q-value)
and the device noise is at its maximum during the transitions, which is where the
sensitivity is the greatest [96], as becomes evident from Fig. 5.7 (b). In the case of
mixed-signal ICs, the switching of nearby circuits typically causes perturbations and
glitches in the supply voltage that far exceed all thermodynamic noise [97]. One of
the characteristics of ring oscillators is that there is a strong correlation at different
nodes as a result of substrate and supply noise. Consequently, when identical noise
sources at all the nodes of a single-ended ring oscillator are assumed (phase difference
in multiples of 2pi/N), only noise in the vicinity of integer multiples of Nω0 affects
the phase [96].
B. Differential Ring Oscillators
When an N -stage differential ring oscillator consisting of NMOS differential pair
delay stages with resistor loads is being considered, the SSB phase noise resulting
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from white noise can be written as [97]
L (f) = 10 log10
{
2kT
Iln(2)
[
γn
( 3
4
Veff,d
+
1
Veff,t
)
+
1
Vop
](
f0
f
)2}
, (5.23)
where Veff,d and Veff,t are the overdrive voltages of the differential pair and tail
current devices and Vop is the amplitude of the differential output waveform. The
propagation delay is determined by decaying exponentials caused by the RC loads,
which appears as a coefficient ln(2) in the denominator of (5.23). Interestingly,
flicker noise in the differential pair changes the duty cycle of the output without
affecting the period which corresponds to the upconversion of the flicker noise to 2f0.
Instead, the flicker noise of the tail current sources modulates the delay directly. The
dominant flicker noise source is typically the diode-connected MOSFET of the tail
current mirror, because it causes correlated noise in all delay cells and the current
mirroring ratio may be large. Therefore, the resulting SSB phase noise resulting
from flicker noise can be approximated with [97]
L (f) = 10 log10
[
AKfn
WLCox
(
1
V 2eff,t
)(
f 20
f 3
)]
, (5.24)
where A corresponds to the current gain of the mirror.
Since, in the case of a differential ring oscillator, tail currents and thus also voltage
swings must be scaled down with increasing N for a given oscillation frequency
and power dissipation, the phase noise degrades proportionally to N . As a result,
single-ended ring oscillators may be used in a less noisy environment to achieve
better phase noise performance for a given power dissipation [96]. According to
[96], the minimum number of differential delay stages should be used for the best
performance, despite the fact that power dissipation is not a primary concern. In
[126], the optimum N to minimize the phase noise for a given power budget is re-
examined with an assumption that the oscillation frequency is too high for the full
switching of a differential pair. The analysis takes into account the propagation of
white noise around the ring oscillator loop, provides a modified version of (5.23)
with dependence on N through the excess phase noise factor ζ , and suggests that
the optimum N in a differential ring oscillator is five. For a smaller N , the effect of
propagating white noise degrades the signal power and the phase noise [126].
Ideally, the supply noise appears as common-mode in both outputs of a differential
delay stage, thus having no effect on the propagation delay. However, because of
the poor common-mode rejection of delay stages in an unbalanced state, voltage-
dependent diffusion capacitances at the outputs, the body effect of NMOS transis-
tors, and charge injection into the common source of the differential pair through
the parasitic capacitance also make differential ring oscillators susceptible to supply
and substrate noise [124]. In the case of differential oscillators, only noise in the
vicinity of integer multiples of 2Nω0 affects the phase [127]. In order to provide
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symmetry in each half-circuit of a differential ring oscillator, and thus to reduce the
flicker noise upconversion [96], as well as substrate and supply coupling [101], more
linear loads, such as resistors or linearized MOS devices, can be used.
C. Relaxation Oscillators
A minimum achievable phase noise is derived for an RC relaxation oscillator in [102]
by taking into account only the white noise caused by the resistor. The resulting
minimum phase noise can be approximated by
Lmin (f) ≈ 10 log10
[
3.1kT
Pmin
(
f0
f
)2]
. (5.25)
where Pmin ≈ 0.52Cf0V 2DD is the minimum power dissipation when the power dissi-
pated by the comparator is neglected. Similarly to ring oscillators, the phase noise
can be improved by increasing the supply voltage and the charging current. In [102],
the same kind of study is applied for a single-ended ring oscillator as well. The re-
sulting minimum phase noise is equal to (5.25), except that Pmin = NCf0V
2
DD and
the factor 3.1 becomes 7.33, the result of which is in agreement with (5.21) with
substitutions VTH = VDD/2 and γn = γp = 2/3. According to the experimental
study in [102], the gap between the measured and the minimum achievable phase
noise performance is much larger in the case of a relaxation oscillator than a ring
oscillator, being of the order of 20 dB versus 5 dB, respectively, which may result
from the continuous current flow of the former. This suggests that a single-ended
ring oscillator is more attractive in terms of power-phase noise tradeoff, providing a
less noisy environment.
5.4 Discussion
Thanks to their simple structure, ring and relaxation oscillators are particularly
suitable for providing relatively low-frequency timing signals for low-power sensor
interfaces, in which neither their poor phase noise performance nor poor spectral
purity becomes a problem. Because of the high supply sensitivity of single-ended
ring oscillators, they are predominantly used to provide timing signals for digital
circuits, which have only modest requirements for the stability of the clock signals.
Two low-power frequency references, a fixed 2-MHz power-efficient version of the
source-coupled multivibrator [P1, P9] and a tunable 1-50-MHz three-stage current-
starved ring oscillator, were designed for the first sensor interface ASIC [P4] to
provide timing signals for the SC-type front-end and ADCs, and for the DSP, re-
spectively. The frequency stability of the output signal of the 2-MHz oscillator
is optimized by using symmetrical loads and a supply-independent current refer-
ence (Fig. 4.2 (b)). It is necessary to use the supply-independent biasing because
this circuit was designed to operate over the supply voltage range from 1.62 to
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2.75 V without extra calibration. The effects of process variations on the oscilla-
tion frequency can be eliminated by programming the on-chip resistor and capacitor
matrices. Nominally, the buffer of the 2-MHz oscillator accounts for two thirds of
the total current consumption of roughly 6 µA. A power-efficient source-coupled
multivibrator was chosen to provide timing signals for the second sensor interface
ASIC as well [P8, P9], namely for the ∆Σ sensor front-end and the decimator. The
oscillation frequencies required in the two operating modes are 24.6 kHz and 307.2
kHz, respectively. In order to manage with the low supply voltage of 1.0 V (on-chip
regulation from a 1.2-2.75-V battery voltage) and the two operating modes with a
roughly twelvefold difference in their oscillation frequencies, and still provide a way
to calibrate the process variations, each operating mode was provided with its own
frequency reference. With 1-pF load capacitance, the frequency reference that was
designed nominally consumes only 230 nA and 750 nA while generating 24.6 kHz
and 307.2 kHz clock signals, respectively.
The source-coupled multivibrators that were designed for the two sensor interface
ASICs typically exhibit no more than ±10% combined variation in oscillation fre-
quency over the specified temperature and supply voltage ranges [P9]. The ∆Σ
sensor interface sets tighter jitter requirements [P9], since the need for 16-bit accu-
racy, which is due to the limited signal available from the accelerometer used, also
holds for the timing signals that are generated. In addition to simulations and mea-
surements, the phase noise performance of these source-coupled multivibrators was
studied on the basis of the ISF theory (Section 5.3.3) and the details are presented
in [P9].
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6 Low-Dropout Linear Regulators
The most fundamental functions of an electrical system are supplying and condi-
tioning power. Voltage regulators are especially important in high-performance SoC
solutions to convert unpredictable and noisy supplies to accurate and stable output
voltages that are insensitive to variations in the input supply, loading environment,
and various operating conditions [128]. Linear regulators are suitable for local on-
chip voltage regulation because of their low complexity, low noise, and fast transient
response. Low-dropout (LDO) linear regulators, or, in short, LDOs, have become
increasingly popular in battery-powered systems thanks to their low-power nature.
This chapter starts by introducing the basics of linear regulators, after which the
focus is on frequency compensation and circuit techniques aimed to enhance the
performance of linear regulators.
6.1 Linear Regulator Basics
6.1.1 Basic Structure and Operation
The general structure of a linear regulator, shown in Fig. 6.1 (a), consists of a pass
device (MP), a feedback network (RF1 and RF2), an error amplifier (AEA), a voltage
reference (VREF), and an output filter (CO, RESR, and CB) [74]. The load circuitry is
modeled here by using the combination of a current sink, a resistor, and a capacitor
(IL, RL, and CL). The circuit senses the output, compares it with the reference, and
uses the difference to modulate the resistance of the pass device, i.e., the amplitude
of the load current IL. The regulation loop cancels the output voltage variations
resulting from, for example, the load current, input voltage, and temperature. Large
output capacitance CO (e.g., 1 nF-10 µF) is required to suppress transient variations,
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Figure 6.1: (a) Basic linear regulator structure and (b) its typical input-output
voltage characteristics.
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since the regulator responds to quick load current changes after some finite delay,
during which the output capacitor sources or sinks the difference. This capacitor
has the parasitic equivalent series resistance (ESR) RESR, which is highly variable
according to the process and temperature (e.g., 1-500 mΩ) [128]. The total output
voltage variation is often reduced by adding low-ESR bypass capacitance CB (in the
order of nanofarads), which supplies most of the almost instantaneous load current.
The operation of a linear regulator is illustrated in Fig. 6.1 (b) [128]. In the linear
region the regulator operates properly, regulating the output with some finite non-
zero loop gain. At the lower end of the linear region (VIN ≈ VOUT + VDS,sat) one of
the transistors in the loop enters the triode region and the output is regulated with
a reduced loop gain. When the input voltage decreases further, the regulator enters
the dropout region, where the loop gain drops to zero and the pass device supplies all
the current it can. The dropout voltage VDO is defined as the input-output voltage
difference where the control loop stops regulating [128]. At the edge of the off region
the circuit reaches its headroom limit and the output voltage reduces to zero.
The optimum power efficiency η = POUT/PIN of a linear regulator can be achieved
if VDO is low and the circuit is biased slightly above its dropout region, in which
case [128]
η =
VOUT
VIN
ηI ≤ VIN − VDO
VIN
(
IL
IL + IQ
)
≤ 1− VDO
VIN
. (6.1)
where ηI is the current efficiency, and IQ = IF + IA + IR the total quiescent current
or ground current of the regulator. The parameter IQ is particularly important in
portable devices, where load currents may often fall to near to zero, which implies
that ηI becomes zero as well. The minimum power dissipation of a linear regulator
is given by Pmin = VINIQ+ VDOIL, where the first term dominates at very low load
currents and the second one at moderate-to-high load currents. The lowest VDO
(roughly 0.2-0.4 V) can be achieved by using p-type pass devices, the lowest IQ by
using MOS devices, the highest IL by using bipolar pass devices, and the lowest
RDS (i.e., the fastest response time) by using n-type pass devices [74]. Typically,
the best compromise between these performance parameters can be achieved by
using the PMOS pass device, whereas n-type pass devices are preferred for those
applications where fast response times are required at the expense of lower efficiency.
Because an NMOS pass device is connected as a source follower, its use requires the
amount of one threshold voltage more headroom (VDO is increased accordingly),
compared to its PMOS counterpart.
6.1.2 Linear vs. Switching Regulators
Linear regulators can be categorized according to their power level, compensation
scheme, and dropout voltage [128]. If the dominant low-frequency pole of a linear
regulator is located at the output, it is said to be externally compensated, whether
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the compensation capacitor is on-chip or not, while it is said to be internally com-
pensated if the dominant low-frequency pole is located at some internal node. In
[128], the distinction made between low- and high-dropout (LDO/HDO) linear reg-
ulators is based on the VDO limit of 0.6 V. The advantages of linear regulators are
their low complexity, low output noise/ripple, and fast transient response, while
their disadvantages include their limited output range (VOUT < VIN), and limited
power efficiency [74].
Switching regulators, also called switching converters or dc-dc converters, are able to
provide a flexible output range (VOUT < VIN or/and VOUT > VIN) and high power
efficiencies in the order of 80-95%, the latter of which is due to the low voltage
drop across the power switches [128]. Such high-efficiency switching regulators are
inherently more complex and costly than their linear counterparts, because they
practically require off-chip inductors and capacitors, and they suffer from higher
noise content, as well as slower transient response. If a noise-sensitive load must be
driven with a high input-output voltage difference, it may be appropriate to first
perform downconversion by using a power-efficient switching pre-regulator and then
provide the low-noise supply using a cascaded linear post-regulator [74].
6.1.3 Overall Accuracy
The regulator’s load regulation (LDR) performance can be improved by increasing
the dc open-loop gain, because the LDR corresponds to the regulator’s steady-
state closed-loop output resistance. It can be written as LDR = ∆VLDR/∆IL
= RO,CL = RO,OL/(1 + AOL|DCβF ) [74], where RO,OL and AOL are the open-loop
output resistance and gain and βF = RF2/ (RF1 +RF2) is the feedback factor. In
practice, because steady-state changes in VIN also manifest themselves indirectly
through the supply-induced variations in VREF , the overall line regulation (LNR)
of the regulator corresponds to the following superposition: LNR = AIN |DC =
∆VLNR/∆VIN = AIN,REG|DC +AIN,REF |DCACL [128]. The parameters AIN,REG and
AIN,REF are the supply gains of the regulator and voltage reference and ACL is the
regulator’s closed-loop gain, i.e., VOUT/VREF or 1/βF . The power supply rejection
(PSR) performance of a regulator, in turn, corresponds to the reciprocal of the
overall supply gain AIN , and it is defined for the whole frequency spectrum.
Since any temperature-induced variation in the reference voltage (∆VREF ) or input-
referred offset voltage of the error amplifier (∆VOS) propagates to VOUT through the
closed-loop gain ACL, the overall TC of the regulator output can be approximated
as a sum of the TCs of VREF and VOS, i.e., TC ≈ (∆VREF +∆VOS)/(VREF∆T ) [74].
The closed-loop gain error Gerr, which results in systematic variation of ∆VG,err =
VREFGerr = −VREF/(1 +AOLβF ) in VOUT , tends to reduce the output voltage level
[128] and it can be reduced by increasing AOL.
The overall accuracy of a regulator is determined by systematic and random errors
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together. Load (∆VLDR), line (∆VLNR), temperature (∆VTC), gain (∆VG,err), and
transient (∆VTR,max) effects are all systematic, monotonic, and mostly linear, while
process-induced variations in the reference voltage (∆V ∗REF ), the error amplifier’s
input-referred offset (∆V ∗OS), and the closed-loop gain error (∆V
∗
G,err) are random
[128]. Because transient variations depend on the rise and fall times of IL, and
thus heavily on the application, the effect of ∆VTR,max is often excluded from the
overall accuracy specification. The random variations typically overwhelm all the
systematic variations in VREF , as a result of which the systematic error sources are
often absorbed by ∆V ∗REF . Moreover, the effects of ∆V
∗
REF and ∆V
∗
OS are typically
combined into the same parameter ∆V ∗REF,OS and both the systematic and random
closed-loop gain errors are neglected. Consequently, the overall accuracy can be
approximated by [128]
Accuracy ≈
∑
∆Vsystematic ±
√∑
(∆V ∗random)
2
VOUT
(6.2)
≈
∆VLDR +∆VLNR +∆VTC ±
√(
∆V ∗REF,OS
VOUT
VREF
)2
VOUT
. (6.3)
Though linear regulators typically achieve accuracies between 1 and 3% on the
basis of (6.3), depending on the application’s loading profile, another 1-7% should
be allocated for ∆VTR,max [128], which will be discussed next.
6.1.4 Transient Variations
Switching loads and supplies often inject substantial noise into modern mixed-signal
systems, thus degrading the overall regulating performance and possibly making the
effect of inherent electrical noise negligible [128]. In the worst-case situation, IL
suddenly steps from zero to its maximum value IL,max, or vice versa, as shown in
Fig. 6.2 (a). The linear regulator’s transient responses to such sudden increases and
decreases in the load current are typically asymmetrical, as illustrated in Fig. 6.2 (b)
[74], since a Class A error amplifier’s ability to charge and discharge the large par-
asitic capacitance of the pass device is asymmetrical.
When the load current increases suddenly, the additional load current ∆IL,max dis-
charges the output capacitors until enough time has elapsed to allow the control loop
to respond. Because CO is typically much greater than the total bypass capacitance
CB’, i.e., the sum of CB, CL, and the drain-to-bulk capacitance of a PMOS pass
device, it supplies most of the additional load current. After the response time ∆t1,
the pass device starts to supply ∆IL,max and some additional current to charge and
slew CO and CB’ back to their targeted voltage, which is the amount of ∆VLDR be-
low the ideal regulated voltage as a result of the load regulation effect. The settling
time ∆t2 depends on the time required for the pass device to fully charge CO and
CB’, as well as the phase margin (PM) of the open-loop frequency response [74]. In
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Figure 6.2: (a) Sudden worst-case load current increase and decrease, and (b) the
typical transient response of a linear regulator to such load current changes.
the case of a sudden decrease of the load current to zero, the pass device continues
to charge CO and CB’ until the control loop responds after ∆t3 by shutting off the
pass device. As a result, the voltage drop across RESR (∆VESR) disappears, after
which it takes time ∆t4 to discharge the output capacitors (∆VC) through the feed-
back network by the pull-down current IF = VREF/RF2 (Fig. 6.1 (a)), and thus to
achieve the initial output voltage.
Assuming the buffer slews only for a sudden increase in the load current, i.e.,
∆VTR+ > ∆VTR−, and subtracting the effect of LDR from ∆VTR+, the transient
accuracy can be approximated as [74, 128]
∆VTR,max≈ ∆IL,max
CO+CB’
(
1
BWCL
+
Cpar∆V
ISR︸ ︷︷ ︸
≈∆t1
+CORESR
)
−RO,CL∆IL,max, (6.4)
where BWCL is the closed-loop bandwidth of the circuit, ∆V the voltage variation
at the large parasitic capacitor Cpar at the gate of the pass device, and ISR the
slew-rate-limited (SR) current of the buffer that drives the pass device. The control
loop requires a bandwidth-limited delay to initiate the slewing condition. However,
the response time ∆t1 is typically governed by the internal SR conditions of the
feedback loop, which can be relieved by increasing ISR at the expense of an increase
in IQ [74]. The third term of (6.4) results from the presence of the RESR.
6.2 Frequency Compensation
6.2.1 Uncompensated Response
A loop gain small-signal model of a linear regulator and its uncompensated response
are shown in Figs. 6.3 (a) and (b), respectively [128]. The system is potentially
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Figure 6.3: (a) Loop gain small-signal model of a linear regulator and (b) its
uncompensated response.
unstable because its overall transfer function includes one zero1 and three poles.
The low-frequency loop gain is given by LGLF = GARAGPRO”βF , the ESR zero
by zESR = 1/(2piRESRCO), and the output pole, error amplifier pole, and bypass
pole by pO = 1/[2piRO”(CO + CB’)], pA = 1/(2piRACA), and pB = 1/(2piRESRCB’),
respectively. The definitions for CB’, RO’, and RO” are denoted in Fig. 6.3 (a),
where CDB and rds correspond to the drain-bulk capacitance and output resistance
of the PMOS pass device.
Depending on the regulator architecture, the dominant low-frequency pole can re-
side either at Vout (pO) or Va (pA). The location of the zESR–pB zero-pole pair is
highly unpredictable [128] because of their dependence on RESR (zESR < pB by a
ratio of CO/CB’), because of which zESR may be located either inside or outside the
regulator’s unity-gain frequency f0dB. Irrespective of the approach used to compen-
sate the regulator’s potentially unstable two-pole response, increasing both LGLF
and pA under low IQ constraints, which also implies difficulties to keep parasitic
error amplifier poles at high frequencies, compromises stability. As a result, the
nominal LGLF and f0dB are typically restricted to below 50-60 dB and below 0.5-1
MHz, respectively [128]. Generally, it is practical to keep the parasitic poles slightly
more than a decade above f0dB,max and introduce an equal number of left-half-plane
(LHP) zeros to offset them.
6.2.2 Compensated Responses
A. Externally Compensated Response
In order to keep pO as the dominant low-frequency pole, it is practical to use a large
CO and a PMOS pass device. Assuming rds ≈ 1/(λIL), where λ is the channel-length
1Additionally, the gate-drain capacitance CGD of the pass device introduces a RHP zero that
naturally tends to reside at high frequencies because of the large GP .
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Figure 6.4: Illustration of highly-variable frequency response of (a) externally and
(b) internally compensated linear regulator utilizing a PMOS pass device.
modulation parameter, the output pole can be approximated by pO ≈ λIL/[2pi(CO+
CB’)] [128]. Hence, the location of pO increases directly proportional to the highly-
variable IL, whereas LGLF ∝ GP rds decreases inversely proportional to
√
IL as a
result of the square-root characteristics of the PMOS pass device. Accordingly,
GBW = LGLFpO increases proportional to
√
IL.
The highly variable frequency response of an externally compensated linear regulator
utilizing a PMOS pass device is illustrated in Fig. 6.4 (a) [128]. Stabilizing a linear
regulator is challenging, especially because of the large variations in IL and RESR. In
order to maintain stability, the pole pA must reside at or above the highest possible
f0dB, which is probably not self-evident because of the large Cpar at the gate of the
pass device (e.g., 50-100 pF). The ratio of the maximum and minimum f0dB can be
approximated as
√
IL,max/IL,minCO,max/CB’,min [128].
B. Internally Compensated Response
In order to keep pA as the dominant low-frequency pole, it is convenient to use
smaller output capacitors and either an NMOS source follower or a Miller-compen-
sated PMOS as a pass device. Such pass devices make the GBW relatively in-
sensitive to variations in IL, as illustrated for the Miller-compensated PMOS case
in Fig. 6.4 (b) [128]. Ultimately, Miller compensation introduces a dominant low-
frequency pole pA and pushes the output pole pO to higher frequencies. As a result,
the GBW becomes independent of IL, since GBW ∝ LGLFpA ∝ GPRO”/(2piRACA)
≈ 1/(2piRACM), where CM is the Miller compensation capacitance.
The output resistance of the pass device, which is roughly 1/gm for both the follower
and Miller-compensated pass devices, and thus also pO, varies substantially over
the range of IL [128]. It is difficult to maintain high bandwidth at very low load
currents, because then pO is pulled to substantially low frequencies. As a result, pO
may nominally precede both zESR and f0dB in the presence of the relatively large
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CO that may be required for transient performance [128]. Again, the frequency
range of f0dB is further expanded by large variations in RESR. In some low-power
applications, the need for CB, as well as very large CO, may be avoided, in which
case zESR and pB can be moved well above the frequencies of interest.
C. External vs. Internal Compensation
The main advantages of externally compensated regulators over their internally com-
pensated counterparts are better transient accuracy and better PSR performance,
which are due to greater CO and pA, respectively [128]. Internally compensated
regulators with restricted CO and f0dB make total on-chip integration possible and
are particularly suitable for low-power applications aimed, for example, at portable
battery-powered devices. In the case of internal compensation, the stability con-
straints become increasingly stringent under light loading conditions, which is due
to the migration of pO to lower frequencies.
6.2.3 Compensation Methods
Multi-stage amplifiers can be stabilized in many ways. Different frequency compen-
sation methods have been discussed, for example in [129] and [130]. Moreover, an
extensive analysis and comparison of such methods, among others of those shown in
Fig. 6.5, can be found in [131]. Next, these techniques, which are usable in internally
compensated regulators, will be discussed briefly.
A. Miller Compensation
A widely-used two-stage Miller-compensated amplifier, shown in Fig. 6.5 (a), suffers
from the presence of a RHP zero (zRHP = −gmL/CM), which substantially degrades
the amplifier’s stability. The RHP zero results from the out-of-phase feedforward
small-signal current through the Miller capacitor CM. This feedforward current can
be limited, for example, by adding a so-called nulling resistor RN in series with CM
[132], as denoted in Fig. 6.5 (a). The RHP zero becomes completely eliminated when
RN = 1/gmL. However, it is preferable to further improve the PM by making RN
larger than 1/gmL, and thus to shift the RHP zero to the LHP zero. Alternatively,
the RHP zero can be effectively eliminated by adding a feedforward transconduc-
tance stage (FTS) between the amplifier input and output [129], instead of using RN
in series with CM. This so-called multipath approach is denoted by a dashed line in
Fig. 6.5 (a). The FTS feeds a small-signal current, which completely cancels that
flowing through CM when gmf1 = gm1. The advantages of this approach are that
it does not affect the pole locations, unlike the use of RN , and the compensation
criteria are independent of gmL, i.e., this technique is suitable for use over a large
output current range [131].
B. Nested Miller Compensation
An additional buffer stage is often used in the error amplifier of a linear regulator to
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Figure 6.5: Frequency compensation methods suitable for stabilizing multi-stage
amplifiers: (a) Miller compensation and (b) nested Miller compensation with nulling
resistor and multipath options; (c) nested Miller compensation with feedforward
transconductance stage (FTS), and (d) damping-factor-control (DFC) frequency
compensation.
drive the highly capacitive gate of the pass device. In that case, the so-called nested
Miller compensation technique [129] shown in Fig. 6.5 (b) can be used to maintain
stability. A nested Miller-compensated amplifier has two non-dominant poles, which
can appear either as two separate poles or as a complex pole pair. It is more useful to
create a complex pole pair [131], because then CM1 and CM2 can be made smaller,
and as a side benefit the effect of two zeros on the stability becomes negligible.
When compared to the basic Miller compensation, nesting compensation further
halves the achievable GBW. The stability of a nested Miller-compensated amplifier
can be improved by sizing gmL  gm1 and gm2 [131]. If this condition, which is
difficult to guarantee in low-power conditions, is not satisfied, the transfer function
includes a RHP and a LHP zero (zRHP < zLHP ). As illustrated in Fig. 6.5 (b), the
RHP zero can again be eliminated either by using a nulling resistor or a multipath.
An LDO reported in [133] extends the use of nested Miller compensation with multi-
path by a feedforward capacitor, which helps to reduce the large Q (i.e., to increase
the small damping factor) of the non-dominant complex poles, and thus to reduce
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the minimum IL that is required to keep the LDO stable. The lower limit of IL is
governed by the minimum gmL that is at least required to avoid a RHP pole making
the LDO unstable. This LDO is especially suitable for SoC local voltage regula-
tion as it requires only a 6-pF on-chip capacitance and is able to provide a large
output current range from 100 µA to 100 mA [133]. The bandwidth of a nested
Miller-compensated amplifier can be further increased by moving the FTS from the
amplifier’s input to the buffer’s input [131], as shown in Fig. 6.5 (c). This compen-
sation scheme requires a smaller CM1 and CM2 and it is particularly practical for
low-power designs, because it does not require the condition gmL  gm1 and gm2 to
be satisfied.
C. Damping-Factor-Control Compensation
A three-stage amplifier can also be made stable without using nesting compensation,
namely by replacing the feedforward capacitor CM2 of Fig. 6.5 (c) by a local so-called
damping-factor-control (DFC) circuitry [131] at the input of the third gain stage,
as illustrated in Fig. 6.5 (d). The DFC, which consists of a gain stage (AVD3)
and a feedback capacitor (CM2), functions like a frequency-dependent capacitor. A
local feedback may be needed to control the dc operating point of the DFC’s high-
impedance node. This technique requires a much smaller CM1 than the previous
nesting topologies and it is especially suitable for driving large capacitive loads
[131]. It is worth noting that other compensation techniques are more appropriate
for driving small capacitive loads. A complete LDO circuit based on using this
frequency compensation scheme is presented in [134]. The circuit is able to operate
with and without a large off-chip capacitor. The transient accuracy and PSR also
remain good without the off-chip capacitor, in which case the worst-case settling time
is of the order of 2 µs and PSR is –30 dB at 1 MHz (VIN = 1.5 V and IL = 100 mA).
In order to maintain stability without the off-chip capacitor, however, there is a lower
limit of 1 mA for IL. Depending on the design, this limit can extend roughly from
100 µA to 10 mA [134].
6.3 Circuit Techniques
Circuit designers have put much effort into developing linear regulator techniques
that extend the operational life of battery-powered systems and improve regulat-
ing performance, transient accuracy, and PSR. It is worth noting that reducing an
LDO’s quiescent current comes at the cost of lower speed, increased input-referred
offset, and degraded ac accuracy, and that both the overall and transient accura-
cies are trade-offs with LDO stability [128]. In addition to the efficient frequency
compensation techniques [131, 133, 134] discussed earlier, other circuit techniques
reported to enhance the performance of linear regulators include, among others, a
current-efficient voltage buffer [74] to improve the efficiency at low load currents,
a PMOS pass device with forward-biased source-bulk pn junction [74] to increase
the maximum current capability, a floating reference principle [135] to enhance load
113
regulation, an output stage replica to guarantee stability independent of the load, as
well as to improve transient response [136, 137], and an NMOS cascode device to im-
prove the PSR performance [138, 139, 140, 141]. Next, some of the aforementioned
techniques will be briefly discussed.
6.3.1 Current-Efficient Buffer
A positive feedback can be exploited to accelerate the transient response by increas-
ing the current available for SR conditions. Figure 6.6 (a) shows such a current-
efficient common-source buffer stage [74], which senses variations in IL and adjusts
the steady-state biasing conditions of the buffer device MB accordingly . The sens-
ing PMOS device MS carries a considerably smaller current than the pass device
MP (e.g., IP = 1000IS). Under zero-to-light loading conditions, in which case IS
is negligibly small, the current source IB1 biases MB. A sensor buffer consisting of
the lateral pnp transistors Q1 and Q2 ensures that MP and MS function in the same
operating region with each other [128]. Increasing the aspect ratio of MS and the
gain of the current mirror M1-M2 may compromise the stability of the regulator.
An RC low-pass filter can be placed between the gates of M1 and M2 to ensure
that the loop gain of the positive feedback (+FB) remains below the loop gain of
the overall regulator across all frequencies of interest. The quiescent current of this
kind of dynamically-biased buffer becomes negligible with respect to IL under both
low and high IL conditions, thus circumventing the performance trade-offs between
the SR and IQ requirements of typical LDOs [142]. According to the simulation
results presented in [142], by using this kind of current-efficient buffer the response
time required for the regulator to respond to IL step from zero to 50 mA in 1 ns is
reduced from 60 µs to less than 3 µs [128].
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Figure 6.6: (a) Current-efficient buffer and (b) forward-biased pass device.
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6.3.2 Current Boosting
It is possible to improve the driving capability of a PMOS pass device without in-
creasing the input voltage or device size, i.e., without slowing the loop, by forward-
biasing its source-bulk pn junction [74], which effectively reduces the threshold volt-
age |VTHp| of the pass device. The circuit shown in Fig. 6.6 (b) uses the same kind
of output current sensing principle as that in Fig. 6.6 (a) and enables the dynamic
adjustment of |VTHp| to be performed through a bulk driver [74]. The threshold
voltage is reduced at higher load currents only, during which IS, as well as the cur-
rent through the bulk driver, becomes remarkable. To prevent considerable current
flow into the substrate through the parasitic pnp device QP, the reduction in the
bulk voltage level must be limited to below one VBE . The limitation is guaranteed
here by using a resistive voltage divider comprising R1 and R2 across a Schottky
diode D1 [128].
The transient response of a linear regulator can also be improved by utilizing multiple
pass devices. In [143], the current through the master pass device is sensed and
amplified to flow through the slave pass device, which sources additional load current
without affecting the main feedback path. This linear master-slave technique [128]
relaxes the demands for the error amplifier in the main feedback, but at the cost of
increased dropout voltage, which is due to voltage drops across the current-sensing
resistors. The non-linear master-slave regulator presented in [144] includes an analog
and a digital feedback loop to control the master and slave pass devices, respectively.
The slave pass device starts to supply a certain amount of current when IL increases
above a specific threshold, after which the master pass device has to supply only
the difference. The advantage of these master-slave approaches is that the regulator
can source the current of two pass devices at the speed and bandwidth of one [128].
In the non-linear case, however, during extreme load current changes, which require
the threshold value to be crossed, the response and transition time of the digital
feedback loop start to slow the circuit [128].
6.3.3 Improving Power Supply Rejection
Power supply rejection, which is defined as PSR = 1/AIN = Vin/Vout, refers to the
circuit’s ability to regulate its output against small-signal variations in the input
supply2. Figure 6.7 shows the PSR small-signal equivalent of a linear regulator
[128], presented for the first time in [145]. This model assumes that the gate signal
Va varies as common-mode with respect to its corresponding source in such a way
that Vin-dependent ac signals do not propagate through the transconductance GP .
The model consists of the feedthrough impedance ZP and ground impedances ZO
and Zshunt. Shunting impedance resulting from the negative feedback loop is given
2Note that the power supply rejection ratio (PSRR) often applied to amplifiers is defined as
the ratio of the input-output gain AV and supply-output gain ADD.
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Figure 6.7: PSR small-signal model of a linear regulator.
by [128]
Zshunt =
ZP ||ZO
βFAOL
=
ZP ||ZO
βF [AEAGP (ZP ||ZO)] =
1
βFAEAGP
, (6.5)
where AEA is the gain of the error amplifier. Generally, PSR can be improved by
increasing ZP and reducing ZO||Zshunt, as a result of which the use of both the
negative feedback loop and the bypass capacitor is beneficial [128]. Because pA
resides at higher frequencies in the case of externally compensated linear regulators,
when compared to internally compensated counterparts, the frequency range where
Zshunt is low (i.e., PSR is good) is extended. Generally, high values of CO, CB, and
CL dampen the peaking effect resulting from low pA, whereas high-frequency PSR
is limited by RESR and CP .
There may be a need to improve the PSR of a fully-integrated LDO, because the
absence of large off-chip capacitors increases the circuit’s sensitivity to noise, partic-
ularly in the frequency range of 0.1-10 MHz [128], which is where dc-dc converters
typically switch. Three basic methods to improve the PSR of an LDO are shown in
Fig. 6.8: (a) an RC low-pass filter [146], (b) an LDO pre-regulator circuit [146], and
(c) an NMOS cascode device [138, 139, 140, 141], each of which are located in the
power path, thus increasing the dropout voltage of the overall regulator. The LDOs
are illustrated here without an output filter and load for the sake of simplicity.
The large filter resistor RF, required for configuration (a) to provide a corner fre-
quency of the order of 10-100 kHz in the absence of the large on-chip capacitor CF,
increases the dropout voltage significantly. The disadvantage of configuration (b) is
that the LDO pre-regulator is typically unable to suppress supply noise above 100
kHz [128], which is where suppression is needed most, because of the limited on-chip
output capacitors. Configuration (c) provides an effective way to improve PSR over
a wide range of frequencies. An RC low-pass filter is required in series with the gate
of the cascode device MC to prevent noise injection from the gate of MC through the
pass device to the output. Thanks to the absence of RF in the power path, its size
does not become a problem in this case. In order to yield a lower dropout voltage,
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Figure 6.8: Basic methods to improve the PSR of an LDO: (a) RC low-pass filter,
(b) LDO pre-regulator, and (c) NMOS cascode device.
it is practical to generate the biasing voltage VBIAS by using a charge pump. The
LDO circuits presented in [140] and [141] are based on configuration (c), and PSR
improvements of roughly 30 dB across the entire frequency range have been reported
in [141]. Different variations of configuration (c), although not as practical in low-
voltage portable applications, have also been reported. The regulator presented in
[138] uses an NMOS pass device with an NMOS cascode. In order to provide a low
dropout voltage, two separate charge pumps are required to boost the gate of the
NMOS cascode and the supply of the error amplifier. In [139], there is so much
voltage headroom available that the VBIAS of Fig. 6.8 (c) is connected directly to
Vin.
6.4 Discussion
Linear regulators have become increasingly popular in the local on-chip voltage regu-
lation of battery-powered systems because of their low complexity, low noise, and fast
transient response. The potentially unstable two-pole response of a regulator can
be compensated either externally or internally. The advantages of externally com-
pensated regulators over their internally compensated counterparts include better
transient accuracy and PSR performance, while internally compensated regulators
make total on-chip integration possible and are particularly suitable for low-power
applications.
A low-power LDO, which minimizes both the on-chip capacitance required and the
minimum output current, was designed to take care of the SoC power management
of the second sensor interface ASIC [P8]. In addition to the nested Miller com-
pensation with multipath, the LDO topology that was chosen makes use of a feed-
forward capacitor to provide the Q-reduction technique. The worst-case condition
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for stability happens with the combination of zero load current and maximum load
capacitance, i.e., when the output pole of the internally compensated LDO resides
at its lowest frequency. Two LDOs are used to provide separate analog and digital
regulated supply voltages of 1.0 V from a 1.2-2.75-V battery. Because of the insuf-
ficient characterization data of the standard digital cell library used in the design,
the decimator had to be provided with an LDO of its own, with a programmable
output voltage level ranging from 1.0 to 1.8 V.
The ∆Σ sensor front-end utilizing a tail-current-boosted Class AB operational am-
plifier was simulated to cause the worst-case charge transition of roughly 50 pC
from the supply. Consequently, an LDO capable of supplying large current peaks
with quite slow settling times had to be designed. In order to guarantee the max-
imum tolerable voltage drop of 100 mV at the LDO output, while avoiding the
use of off-chip load capacitors, each LDO was equipped with a programmable 1-nF
on-chip load capacitor. To minimize the silicon area required by these capacitors,
metal-insulator-metal (MIM) capacitors were stacked above standard MOS capaci-
tors. The LDO that was designed occupies 0.2 mm2, its measured quiescent current
was as low as 3.4 µA, while the measured line and load regulations were 0.5 mV/V
and 6.9 mV/mA, respectively [P8].
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7 Summary of Publications
This chapter briefly summarizes all the publications included in this thesis. The
published results are based on the research on two low-power sensor interface ASICs
designed for reading a capacitive 3-axis micro-accelerometer. The prototype cir-
cuits, presented in the publications [P1]-[P4] and partly in [P9], were fabricated in a
0.13-µmBiCMOS (bipolar complementary metal-oxide-semiconductor, i.e., a CMOS
technology which includes bipolar transistors) technology, using 2.5-V tolerant high-
voltage transistors, MIM capacitors, and high-resistivity polysilicon resistors. Npn
bipolar transistors, which are not available in standard CMOS technology, were used
only in the bandgap voltage reference. Low-voltage transistors were used only in
the frequency reference designed for the micro-controller unit. The prototype cir-
cuits presented in the publications [P5]-[P8] and partly in [P9], were fabricated in a
0.25-µm BiCMOS technology, using MIM capacitors and high-resistivity polysilicon
resistors. All the circuit structures used in these latter prototypes are implementable
with standard CMOS technology.
[P1] A 3 µW, 2 MHz CMOS frequency reference for capacitive sensor
applications
This paper presents a micropower 2-MHz frequency reference based on a source-
coupled CMOS multivibrator. Neglecting the power dissipated by the output buffer,
the frequency reference that was implemented typically dissipates 3.0 µW from a
1.8-V supply at room temperature. According to the measurements, the oscillation
frequency stays within ±2.5% of the nominal frequency when both the supply and
temperature ranges, i.e., 1.62-2.75 V and −35 . . . +85◦C, are considered. The results
presented in this paper prove that the frequency reference that was designed is well
suited for low-frequency, low-power sensor applications.
[P2] A micropower voltage, current, and temperature reference for a
low-power capacitive sensor interface
A micropower voltage, current, and temperature reference is introduced in this pa-
per. The core circuit comprises the Brokaw’s bandgap reference, which requires
the use of npn bipolar transistors, which are not available in the standard CMOS
process. As a whole, this reference circuitry provides all the required reference volt-
ages and currents, together with analog temperature information. Nominally, it
draws 23.1 µA from a 1.8-V supply. According to the system measurements, the
required resolutions, 10 bits for the reference voltages and 9 bits for the temperature
reference, are achieved. The measured temperature coefficient of the voltage refer-
ence is 9.9 ppm/◦C, while the output of the temperature reference is linear with a
4.9-mV/◦C slope.
[P3] A 62µA interface ASIC for a capacitive 3-axis micro-accelerometer
In this paper, a low-power sensor interface ASIC for a capacitive 3-axis micro-
119
accelerometer is presented. The ASIC consists of a front-end, two algorithmic ADCs,
two frequency references, and a voltage, current, and temperature reference circuit.
Die area and power dissipation are reduced by using time-multiplexed sampling and
varying duty cycles as low as 0.3%. The interface chip occupies an active area of
0.51 mm2 and draws 62 µA from a 1.8-V supply while sampling each of four proof
masses at 1 kHz and temperature at 100 Hz. The results measured with a ±4-g
capacitive 3-axis micro-accelerometer yield a dynamic range of 65 dB at a 100-Hz
signal bandwidth.
[P4] A micropower interface ASIC for a capacitive 3-axis micro-accel-
erometer
This paper presents a micropower interface ASIC for a capacitive 3-axis micro-
accelerometer. The IC includes a front-end, two algorithmic ADCs, two frequency
references, and a voltage, current, and temperature reference circuit. Die area and
power dissipation are reduced by using time-multiplexed sampling and varying duty
cycles down to 0.3%. The chip, with a 0.51-mm2 active area, draws 62 µA from a
1.8-V supply while sampling temperature at 100 Hz, and four proof masses, each at
1.04 kHz. The results measured with a ±4-g capacitive 3-axis micro-accelerometer
yield a sufficient dynamic range for 10-bit operation at a 100-Hz signal bandwidth.
It is demonstrated that the use of an open-loop configuration for sensor readout is
feasible for low-power applications.
[P5] A 1.5µW 1V 2nd-order ∆Σ sensor front-end with signal boosting and
offset compensation for a capacitive 3-axis micro-accelerometer
A 2nd-order ∆Σ sensor front-end for a capacitive 3-axis micro-accelerometer is in-
troduced in this paper. A method for signal boosting and offset compensation is
also presented. The front-end, with a 0.49-mm2 silicon area draws 1.5 µA from a
1.0-V supply while sampling each of three proof masses at 4.096 kHz. With a ±2-g
capacitive 3-axis accelerometer, an accuracy of 12 bits is achieved at a 1-Hz signal
bandwidth.
[P6] A micropower low-dropout regulator with a programmable on-chip
load capacitor for a low-power capacitive sensor interface
This paper presents a micropower LDO.With on-chip voltage and current references,
and an on-chip 1-nF programmable load capacitor, it occupies an active silicon area
of 0.18 mm2. The LDO has an input voltage range of 1.2-2.75 V and a nominal
output voltage of 1.0 V, and it is stable with zero load current over the load capaci-
tance range of 0-1 nF. Including the reference circuits, the LDO typically consumes
a quiescent current of 7.6 µA. According to the measurements, the regulated output
has a temperature coefficient of 57.2 ppm/◦C, a line regulation of 2.71 mV/V, and
a load regulation of 1.64 mV/mA.
[P7] A 21.2 µA ∆Σ-based interface ASIC for a capacitive 3-axis micro-
accelerometer
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In this paper, a micropower interface ASIC for a capacitive 3-axis micro-acceler-
ometer is presented. The fully-integrated sensor interface consists of a ∆Σ sensor
front-end, a decimator, a frequency reference, a clock generator for the front-end, a
voltage and current reference, the required reference buffers, and the LDOs needed
for system-on-chip power management. The interface provides operating modes for
the 1- and 25-Hz signal bandwidths. The chip, with a 1.72-mm2 active area, draws
21.2 µA in 1-Hz mode, and 97.6 µA in 25-Hz mode, from a 1.2-2.75-V supply. With
a ±2-g capacitive 3-axis accelerometer the noise results yield dynamic ranges of
70 and 67 dB for dc input signals in the 1- and 25-Hz modes, respectively. The
measurement results that are presented prove that by using both open-loop con-
figuration and inherent capacitance-to-digital conversion, an alternative low-voltage
low-power sensor interface can be implemented.
[P8] A micropower ∆Σ-based interface ASIC for a capacitive 3-axis micro-
accelerometer
A fully-integrated micropower sensor interface ASIC for a capacitive 3-axis micro-
accelerometer is presented in this paper. A detailed analysis with transfer functions
is presented for the ∆Σ sensor front-end, which operates mechanically in an open-
loop configuration. Furthermore, the interface IC includes a decimator, a frequency
reference, a clock generator for the front-end, a voltage and current reference, the
required reference buffers, and the LDOs needed for system-on-chip power manage-
ment. The interface provides operating modes for the 1- and 25-Hz signal band-
widths. The chip, with a 1.73-mm2 active area, typically draws 21.2 µA in the 1-Hz
mode, and 97.6 µA in the 25-Hz mode, from a 1.2-2.75-V supply. The noise results
yield dynamic ranges of 76 and 73 dB for a ±4-g dc signal range in the 1- and
25-Hz modes, respectively. The measured ±4-g dc ramps show non-linearities of the
order of ±0.35% from the full-scale range. According to the performance compari-
son, by using the chosen circuit techniques, a competitive, low-voltage, low-power,
high-performance sensor interface can be implemented.
[P9] Impulse sensitivity function-based phase noise study for low-power
source-coupled CMOS multivibrators
This paper presents two micropower frequency references based on a power-optimized
source-coupled CMOS multivibrator. The 2.0-MHz frequency reference uses a nom-
inal 1.8-2.5-V supply, while the 24.6/307.2-kHz frequency reference that provides
two active modes operates with a 1.0-V supply. With 1-pF load capacitances, these
frequency references typically consume 6.7 µA and 230/750 nA, respectively. This
paper concentrates mainly on the phase noise study of the proposed frequency ref-
erences. The procedure used to apply the ISF-based phase noise method to CMOS
oscillators is described in detail. The phase noise results obtained with this method
for the two multivibrators correlate well with the measurements.
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8 Conclusions
In the MEMS inertial market, the consumer area is experiencing the strongest mar-
ket growth and is expected to overtake the automotive sector in 2011. Small size, low
power dissipation, and 3-axis sensing are the key features of MEMS accelerometers
aimed at battery-powered consumer applications. As a respond to the aforemen-
tioned challenges, the research described in this thesis concentrates on the design
of two low-power sensor interface ASICs [P4, P8] that were designed for reading
a 3-axis bulk-micromachined capacitive accelerometer. In both designs the accel-
erometer readout is performed mechanically in an open-loop configuration, which
supports the need for a simple implementation, i.e., small silicon area and power dis-
sipation, and a limited voltage range available for electrostatic feedback. It is very
important to consider electrostatic forces in an open-loop configuration, because
they cause the reduction of the spring constant, nonlinearity, and, in extreme cases,
pull-in. Regardless of the system configuration, the interface electronics requires
a front-end circuit that converts the capacitive information from the mechanical
sensor element to a voltage. The very small low-frequency signals available from
micro-accelerometers, together with the large parasitics, set strict performance re-
quirements for electronic interfaces. In addition to the sensor readout, i.e., the C/V
and A/D conversions, and an application-specific amount of DSP, typically current
and voltage references, frequency references, and supply voltage regulators are re-
quired to implement complete fully-integrated sensor interface ASICs. Including a
temperature reference with a digital output, in turn, makes possible the compensa-
tion of temperature-dependent non-idealities in the DSP.
The first sensor interface ASIC [P4], with an active core area of 0.51 mm2, was imple-
mented in a 0.13-µm BiCMOS process. The chip was measured to draw 62 µA from
a 1.8-V supply while sampling temperature at 100 Hz and four proof masses, each at
1.04 kHz. Die area and power dissipation were reduced by using time-multiplexed
sampling and varying duty cycles down to 0.3%. With a ±4-g accelerometer, the
measured noise floors in the x-, y-, and z-directions were 482, 639, and 662 µg/
√
Hz,
respectively. These results yield a sufficient dynamic range for 10-bit operation in
the 100-Hz bandwidth. The second ASIC [P8], with a 1.73-mm2 active core area
was implemented in a 0.25-µm BiCMOS process. This ∆Σ-based sensor interface
was designed to provide operating modes with 12-bit resolution for the 1- and 25-Hz
signal bandwidths, from which the former was optimized for very low power dissi-
pation at the cost of reduced bandwidth, and is intended, for example, for activity
monitoring in otherwise powered-off devices. This chip was measured to typically
draw 21.2 µA in the 1-Hz mode, and 97.6 µA in the 25-Hz mode, from a 1.2-2.75-V
supply. In the 1- and 25-Hz modes with a ±4-g accelerometer, the measured noise
floors in the x-, y-, and z-directions were 1080, 1100 and 930 µg/
√
Hz, and 360, 320
and 275 µg/
√
Hz, respectively. Both the sensor interface systems that were imple-
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mented achieve competitive Figures of Merit1 (FOMs) [P8], when compared with
the best commercially available, low-g, low-power, accelerometers. The minimum
possible supply voltage of the battery-powered ∆Σ sensor interface, i.e., 1.2 V, is
significantly smaller than that of the other devices, i.e., ≥1.7 V.
The overall performance and silicon area of the second sensor interface ASIC could
be further optimized by using direct wire bonding between the interface IC and the
sensor, by avoiding the use of the third LDO by using a tailored digital standard
cell library working down to 0.9 V, and by individually optimizing both remaining
LDOs. Moreover, because the reference voltage buffer dominates the total current
consumption, especially in the 25-Hz mode, an effort should be make to better opti-
mize the demands for such buffers. As a possible future work, in addition to carefully
considering the aforementioned points, a sensor interface ASIC capable of operat-
ing in the sub-1-V environment could be implemented. In order to manage with
such low supply voltages, technology scaling, i.e., lower VTH transistors, is required
compared to the demonstrated designs. One of the topics that will certainly excite
more and more attention in the future is energy autonomy. Therefore, as a next
step from low-power 3-axis micro-accelerometers towards their fully autonomous
counterparts, a micro-accelerometer system that harvests energy from one or sev-
eral energy sources available in the ambient, such as motion, vibration, thermal,
and RF radiation, could be studied. In order to enable the energy autonomy of
a system over its entire lifetime, an energy harvester should be combined with a
small-size rechargeable battery. Before the harvested power could be used to power
the sensor interface electronics, it should be conditioned by using rectification and
dc-dc conversion. As a result, from the IC design point of view, the related research
topics would include power conditioning and ultra-low-power sensor interfacing. In
order to keep the amount of harvested energy, as well as the size of the total system,
practical, the overall system performance should likely be traded off for lower power
dissipation.
1The updated version of the performance comparison figure presented in [P8] is included in
errata.
123
References
[1] J. Bardeen and W. H. Brattain, “Three-electrode circuit element utilizing
semiconductive materials,” U.S. Patent 2,524,035, filed Jun. 17, 1948, and
issued Oct. 3, 1950.
[2] J. E. Lilienfeld, “Method and apparatus for controlling electric currents,”
U.S. Patent 1,745,175, filed Oct. 8, 1926 (in Canada Oct. 22, 1925), and
issued Jan. 28, 1930.
[3] J. S. Kilby, “Miniaturized electronic circuits,” U.S. Patent 3,138,743, filed
Feb. 6, 1959, and issued Jun. 23, 1964.
[4] G. E. Moore, “Cramming more components onto integrated circuits,” Elec-
tronics, vol. 38, no. 8, pp. 84–88, Apr. 19 1965.
[5] International Technology Roadmap for Semiconductors, “Overall
roadmap technology characteristics,” Dec. 2009. [Online]. Available:
http://www.itrs.net/Links/2009Winter/Presentations/Conference/ORTC
121609.pdf, cited May 10, 2010.
[6] S. A. Vittorio, “MicroElectroMechanical Systems (MEMS),” Oct. 2001. [On-
line]. Available: http://www.csa.com/discoveryguides/mems/overview.php,
cited May 10, 2010.
[7] H. C. Nathanson and R. A. Wickstrom, “A resonant-gate silicon surface tran-
sistor with high-Q band-pass properties,”Appl. Phys. Lett., vol. 7, no. 4, pp.
84–86, Aug. 1965.
[8] M. Elwenspoek and R. Wiegerink, Mechanical microsensors. Heidelberg,
Germany: Springer-Verlag, 2001.
[9] N. Yazdi, F. Ayazi, and K. Najafi, “Micromachined inertial sensors,” Proc.
IEEE, vol. 86, no. 8, pp. 1640–1659, Aug. 1998.
[10] Yole De´veloppement, product leaflet and sample, “Emerging MEMS
Technologies & Markets - 2010 Report,” Mar. 2010. [Online]. Avail-
able: http://www.i-micronews.com/reports/Emerging-MEMSTechnologies-
Markets-2010-Report/135/, cited May 10, 2010.
[11] ——, “World MEMS equipment & materials market 2009,” Jul.
2009. [Online]. Available: http://www.i-micronews.com/reports/MEMS-
Equipment-Materials-Market-2009/94/, cited May 10, 2010.
[12] ——, “MEMS accelerometer, gyroscope and IMU market 2008-2013,” Jun.
2009. [Online]. Available: http://www.i-micronews.com/reports/MEMS-
Accelerometer-Gyroscope-IMU-market-2008-2013/88/, cited May 10, 2010.
124
[13] ——, “MEMS for cell phones 2008,” Oct. 2008. [Online]. Available:
http://www.i-micronews.com/reports/MEMS-Cell-Phones-2008/67/, cited
May 10, 2010.
[14] V. Kaajakari, Practical MEMS. Las Vegas, NV, USA: Small Gear Publish-
ing, 2009.
[15] T. B. Gabrielson, “Mechanical-thermal noise in micromachined acoustic and
vibration sensors,” IEEE Trans. Electron Devices, vol. 40, no. 5, pp. 903–909,
May 1993.
[16] J. W. Gardner, V. K. Varadan, and O. O. Awadelkarim, Microsensors,
MEMS, and smart devices. Chichester, England: John Wiley & Sons, Ltd.,
2001.
[17] S. Franssila, Introduction to microfabrication. Chichester, England: John
Wiley & Sons, Ltd., 2004.
[18] B. V. Amini and F. Ayazi, “A 2.5-V 14-bit Σ∆ CMOS SOI capacitive accel-
erometer,” IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2467–2476, Dec.
2004.
[19] B. V. Amini, R. Abdolvand, and F. Ayazi, “A 4.5-mW closed-loop ∆Σ micro-
gravity CMOS SOI accelerometer,” IEEE J. Solid-State Circuits, vol. 41,
no. 12, pp. 2983–2991, Dec. 2006.
[20] L. M. Roylance and J. B. Angell, “A batch-fabricated silicon accelerometer,”
IEEE Trans. Electron Devices, vol. 26, no. 12, pp. 1911–1917, Dec. 1979.
[21] T. Mineta, S. Kobayashi, Y. Watanabe, S. Kanauchi, I. Nakagawa, E. Sug-
anuma, and M. Esashi, “Three-axis capacitive accelerometer with uniform
axial sensitivities,” in Proc. Int. Solid-State Sensors and Actuators Conf.
and Eurosensors IX, vol. 2, Stockholm, Sweden, Jun. 1995, pp. 554–557.
[22] R. Puers and S. Reyntjens, “Design and processing experiments of a new
miniaturized capacitive triaxial accelerometer,” Sensors and Actuators A,
vol. 68, pp. 324–328, Jun. 1998.
[23] T. Lehtonen and J. Thurau, “Monolithic accelerometer for 3D measure-
ments,” in Advanced Microsystems for Automotive Applications, J. Valldorf
and W. Gessner, Eds. Berlin, Germany: Springer, 2004, pp. 11–22.
[24] W. C. Tang, M. G. Lim, and R. T. Howe, “Electrostatic comb drive levitation
and control method,” J. Microelectromech. Syst., vol. 1, no. 4, pp. 170–178,
Dec. 1992.
[25] C. Lu, M. Lemkin, and B. E. Boser, “A monolithic surface micromachined
accelerometer with digital output,” IEEE J. Solid-State Circuits, vol. 30,
no. 12, pp. 1367–1373, Dec. 1995.
125
[26] M. A. Lemkin, M. A. Ortiz, N. Wongkomet, B. E. Boser, and J. H. Smith,
“A 3-axis surface micromachined Σ∆ accelerometer,” in IEEE Int. Solid-State
Circuits Conf. Dig. Tech. Papers, San Francisco, CA, USA, Feb. 1997, pp.
202–203.
[27] M. Lemkin and B. E. Boser, “A three-axis micromachined accelerometer with
a CMOS position-sense interface and digital offset-trim electronics,” IEEE J.
Solid-State Circuits, vol. 34, no. 4, pp. 456–468, Apr. 1999.
[28] N. Yazdi and K. Najafi, “An all-silicon single-wafer fabrication technology
for precision microaccelerometers,” in IEEE Conf. Solid-State Sensors and
Actuators, Chicago, IL, USA, Jun. 1997, pp. 1181–1184.
[29] J. Chae, H. Kulah, and K. Najafi, “A monolithic three-axis micro-g microma-
chined silicon capacitive accelerometer,” J. Microelectromech. Syst., vol. 14,
no. 2, pp. 235–242, Apr. 2005.
[30] V. P. Petkov and B. E. Boser, “Capacitive interfaces for MEMS,” in Ad-
vanced micro & nanosystems volume 1: Enabling technology for MEMS and
nanodevices, H. Baltes, O. Brand, G. K. Fedder, C. Hierold, J. G. Korvink,
and O. Tabata, Eds. Weinheim, Germany: WILEY-VCH Verlag GmbH &
Co. KGaA, 2004, pp. 49–92.
[31] M. Saukoski, System and circuit design for a capacitive MEMS gyroscope.
Doctoral dissertation, Helsinki University of Technology, 2008. [Online].
Available: http://lib.tkk.fi/Diss/2008/isbn9789512292974/.
[32] W. Henrion, L. DiSanza, M. Ip, S. Terry, and H. Jerman, “Wide dynamic
range direct digital accelerometer,” in Tech. Dig. Solid-State Sensor and Ac-
tuator Workshop, Hilton Head Island, SC, USA, Jun. 1990, pp. 153–157.
[33] M. Ka¨ma¨ra¨inen, M. Saukoski, M. Paavola, J. A. M. Ja¨rvinen, M. Laiho,
and K. A. I. Halonen, “A micropower front end for three-axis capacitive
microaccelerometers,” IEEE Trans. Instrum. Meas., vol. 58, no. 10, pp. 3642–
3652, Oct. 2009.
[34] H. Leuthold and F. Rudolf, “An ASIC for high-resolution capacitive microac-
celerometers,” Sens. and Actuators A, vol. 21, pp. 278–281, Feb. 1990.
[35] C. C. Enz and G. C. Temes, “Circuit techniques for reducing the effects of
op-amp imperfections: autozeroing, correlated double sampling, and chopper
stabilization,” Proc. IEEE, vol. 84, no. 11, pp. 1584–1614, Nov. 1996.
[36] M. A. P. Pertijs and J. H. Huijsing, Precision temperature sensors in CMOS
technology. Dordrecht, The Netherlands: Springer, 2006.
[37] P. E. Allen and D. R. Holberg, CMOS analog circuit design, 2nd ed. New
York, NY, USA: Oxford University Press, Inc., 2002.
126
[38] Y. Cao and G. C. Temes, “High-accuracy circuits for on-chip capacitance
ratio testing or sensor readout,” IEEE Trans. Circuits Syst. II, vol. 41, no. 9,
pp. 637–639, Sep. 1994.
[39] R. H. Walden, “Analog-to-digital converter survey and analysis,” IEEE J.
Sel. Areas Commun., vol. 17, no. 4, pp. 539–550, Apr. 1999.
[40] W. Kester, “Which ADC architecture is right for your applica-
tion?” Jun. 2005. [Online]. Available: http://www.analog.com/library
/analogdialogue/archives/39-06/architecture.pdf, cited May 15, 2010.
[41] J. L. McCreary and P. R. Gray, “All-MOS charge redistribution analog-to-
digital conversion techniques – part I,” IEEE J. Solid-State Circuits, vol.
SC-10, no. 6, pp. 371–379, Dec. 1975.
[42] Y. S. Yee, L. M. Terman, and L. G. Heller, “A two-stage weighted capacitor
network for D/A–A/D conversion,” IEEE J. Solid-State Circuits, vol. SC-14,
no. 4, pp. 778–781, Aug. 1979.
[43] J. Craninckx and G. V. der Plas, “A 65fJ/conversion-step 0-to-50MS/s 0-to-
0.7mW 9b charge-sharing SAR ADC in 90nm digital CMOS,” in IEEE Int.
Solid-State Circuits Conf. Dig. Tech. Papers, San Francisco, CA, USA, Feb.
2007, pp. 246–247.
[44] P. W. Li, M. J. Chin, P. R. Gray, and R. Castello, “A ratio-independent algo-
rithmic analog-to-digital conversion technique,” IEEE J. Solid-State Circuits,
vol. SC-19, no. 6, pp. 828–836, Dec. 1984.
[45] J. A. M. Ja¨rvinen, M. Saukoski, and K. A. I. Halonen, “A 12-bit ratio-
independent algorithmic A/D converter for a capacitive sensor interface,”
IEEE Trans. Circuits Syst. I, vol. 55, no. 3, pp. 730–740, Apr. 2008.
[46] B. E. Boser and B. A. Wooley, “The design of Sigma-Delta modulation
analog-to-digital converters,” IEEE J. Solid-State Circuits, vol. 23, no. 6,
pp. 1298–1308, Dec. 1988.
[47] J. Ja¨rvinen, Analog baseband circuits for sensor systems. Doctoral
dissertation, Helsinki University of Technology, 2008. [Online]. Available:
http://lib.tkk.fi/Diss/2008/isbn9789512293650/.
[48] M. A. P. Pertijs, G. C. M. Meijer, and J. H. Huijsing, “Precision temperature
measurement using CMOS substrate PNP transistors,” IEEE Sensors J.,
vol. 4, no. 3, pp. 294–300, Jun. 2004.
[49] G. A. Rinco´n-Mora, Voltage references - from diodes to precision high-order
bandgap circuits. IEEE Press, John Wiley & Sons, 2002.
127
[50] M. Gunawan, G. C. M. Meijer, J. Fonderie, and J. H. Huijsing, “A curvature-
corrected low-voltage bandgap reference,” IEEE J. Solid-State Circuits,
vol. 28, no. 6, pp. 667–670, Jun. 1993.
[51] G. Wang and G. C. M. Meijer, “The temperature characteristics of bipo-
lar transistors fabricated in CMOS technology,” Sensors and Actuators A,
vol. 87, pp. 81–89, Dec. 2000.
[52] G. C. M. Meijer, G. Wang, and F. Fruett, “Temperature sensors and voltage
references implemented in CMOS technology,” IEEE Sensors J., vol. 1, no. 3,
pp. 225–234, Oct. 2001.
[53] R. J. van de Plassche, “Dynamic element matching for high-accuracy mono-
lithic D/A converters,” IEEE J. Solid-State Circuits, vol. SC-11, no. 6, pp.
795–800, Dec. 1976.
[54] F. Serra-Graells and J. L. Huertas, “Sub-1-V CMOS proportional-to-absolute
temperature references,” IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 84–
88, Jan. 2003.
[55] H. J. Oguey and D. Aebischer, “CMOS current reference without resistance,”
IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 1132–1135, Jul. 1997.
[56] B. Razavi, Design of analog CMOS integrated circuits. New York, NY, USA:
McGraw-Hill Companies, Inc., 2001.
[57] M. A. Pertijs, K. A. A. Makinwa, and J. H. Huijsing, “A CMOS smart tem-
perature sensor with a 3σ inaccuracy of ±0.1◦C from –55◦C to 125◦C,” IEEE
J. Solid-State Circuits, vol. 40, no. 12, pp. 2805–2815, Dec. 2005.
[58] B.-S. Song and P. R. Gray, “A precision curvature-compensated CMOS
bandgap reference,” IEEE J. Solid-State Circuits, vol. SC-18, no. 6, pp. 634–
643, Dec. 1983.
[59] H. Banba, H. Shiga, A. Umezawa, T. Miyaba, T. Tanzawa, S. Atsumi, and
K. Sakui, “A CMOS bandgap reference circuit with sub-1-V operation,” IEEE
J. Solid-State Circuits, vol. 34, no. 5, pp. 670–674, May 1999.
[60] D. F. Hilbiber, “A new semiconductor voltage standard,” in IEEE Int. Solid-
State Circuits Conf. Dig. Tech. Papers, Pennsylvania, PA, USA, Feb. 1964,
pp. 32–33.
[61] R. J. Widlar, “New developments in IC voltage regulators,” IEEE J. Solid-
State Circuits, vol. SC-6, no. 1, pp. 2–7, Feb. 1971.
[62] G. Giustolisi, G. Palumbo, M. Criscione, and F. Cutr`ı, “A low-voltage low-
power voltage reference based on subthreshold MOSFETs,” IEEE J. Solid-
State Circuits, vol. 38, no. 1, pp. 151–154, Jan. 2003.
128
[63] K. N. Leung and P. K. T. Mok,“A CMOS voltage reference based on weighted
∆VGS for CMOS low-dropout linear regulators,” IEEE J. Solid-State Circuits,
vol. 38, no. 1, pp. 146–150, Jan. 2003.
[64] A. P. Brokaw,“A simple three-terminal IC bandgap reference,” IEEE J. Solid-
State Circuits, vol. SC-9, no. 6, pp. 388–393, Dec. 1974.
[65] K. E. Kuijk, “A precision reference voltage source,” IEEE J. Solid-State Cir-
cuits, vol. SC-8, no. 3, pp. 222–226, Jun. 1973.
[66] H. Lin and C.-J. Liang, “A sub-1V bandgap reference circuit using subthresh-
old current,” in Proc. IEEE Int. Symp. Circuits Syst., Kobe, Japan, May
2005, pp. 4253–4256.
[67] K. Sanborn, D. Ma, and V. Ivanov, “A sub-1-V low-noise bandgap voltage
reference,” IEEE J. Solid-State Circuits, vol. 42, no. 11, pp. 2466–2481, Nov.
2007.
[68] K. N. Leung and P. K. T. Mok, “A sub-1-V 15-ppm/◦C CMOS bandgap
voltage reference without requiring low threshold voltage device,” IEEE J.
Solid-State Circuits, vol. 37, no. 4, pp. 526–530, Apr. 2002.
[69] I. Lee, G. Kim, and W. Kim, “Exponential curvature-compensated BiCMOS
bandgap references,” IEEE J. Solid-State Circuits, vol. 29, no. 11, pp. 1396–
1403, Nov. 1994.
[70] W. T. Holman, “A new temperature compensation technique for bandgap
voltage references,” in Proc. IEEE Int. Symp. Circuits Syst., Atlanta, GA,
USA, May 1996, pp. 385–388.
[71] G. A. Rinco´n-Mora and P. E. Allen, “A 1.1-V current-mode and piecewise-
linear curvature-corrected bandgap reference,” IEEE J. Solid-State Circuits,
vol. 33, no. 10, pp. 1551–1554, Oct. 1998.
[72] P. Malcovati, F. Maloberti, C. Fiocchi, and M. Pruzzi, “Curvature-
compensated BiCMOS bandgap with 1-V supply voltage,” IEEE J. Solid-
State Circuits, vol. 36, no. 7, pp. 1076–1081, Jul. 2001.
[73] G. C. M. Meijer, P. C. Schmale, and K. V. Zalinge, “A new curvature-
corrected bandgap reference,” IEEE J. Solid-State Circuits, vol. SC-17, no. 6,
pp. 1139–1143, Dec. 1982.
[74] G. A. Rinco´n-Mora, Current efficient, low voltage, low dropout regulators.
Doctoral dissertation, Georgia Institute of Technology, 1996.
[75] I. M. Filanovsky and W. Lee, “Two temperature sensors with signal-
conditioning amplifiers realized in BiCMOS technology,” Sensors and Ac-
tuators A, vol. 77, pp. 45–53, Sep. 1999.
129
[76] V. Sze´kely and M. Rencz, “A new monolithic temperature sensor: the ther-
mal feedback oscillator,” in IEEE Conf. Solid-State Sensors and Actuators,
Stockholm, Sweden, Jun. 1995, pp. 124–127.
[77] C. P. L. van Vroonhoven, D. d’Aquino, and K. A. A. Makinwa, “A
thermal-diffusivity-based temperature sensor with an untrimmed inaccuracy
of ±0.2◦C (3σ) from –55◦C to 125◦C,” in IEEE Int. Solid-State Circuits Conf.
Dig. Tech. Papers, San Francisco, CA, USA, Feb. 2010, pp. 314–315.
[78] T. C. Verster, “P-n junction as an ultralinear calculable thermometer,”Elec-
tronic Letters, vol. 4, no. 9, pp. 175–176, May 1968.
[79] R. C. Dobkin, “Monolithic temperature transducer,” in IEEE Int. Solid-State
Circuits Conf. Dig. Tech. Papers, San Francisco, CA, USA, Feb. 1974, pp.
126–127.
[80] G. C. M. Meijer, A. J. M. Boomkamp, and R. J. Duguesnoy, “An accurate
biomedical temperature transducer with on-chip microcomputer interfacing,”
IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1405–1410, Dec. 1988.
[81] A. Bakker and J. H. Huijsing, “Micropower CMOS temperature sensor with
digital output,” IEEE J. Solid-State Circuits, vol. 31, no. 7, pp. 933–937, Jul.
1996.
[82] M. Tuthill, “A switched-current, switched-capacitor temperature sensor in
0.6-µm CMOS,” IEEE J. Solid-State Circuits, vol. 33, no. 7, pp. 1117–1122,
Jul. 1998.
[83] A. Bakker and J. H. Huijsing, “A low-cost high-accuracy CMOS smart tem-
perature sensor,” in Proc. IEEE Eur. Solid-State Circuits Conf., Duisburg,
Germany, Sep. 1999, pp. 302–305.
[84] M. A. P. Pertijs, A. Bakker, and J. H. Huijsing, “A high-accuracy temperature
sensor with second-order curvature correction and digital bus interface,” in
Proc. IEEE Int. Symp. Circuits Syst., Sydney, Australia, May 2001, pp. 368–
371.
[85] M. A. P. Pertijs, A. Niederkorn, X. Ma, B. McKillop, A. Bakker, and J. H.
Huijsing, “A CMOS smart temperature sensor with a 3σ inaccuracy of±0.5◦C
from –50◦C to 120◦C,” IEEE J. Solid-State Circuits, vol. 40, no. 2, pp. 454–
461, Feb. 2005.
[86] A. L. Aita, M. A. P. Pertijs, K. A. A. Makinwa, and J. H. Huijsing, “A CMOS
smart temperature sensor with a batch-calibrated inaccuracy of±0.25◦C (3σ)
from –70◦C to 130◦C,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech.
Papers, San Francisco, CA, USA, Feb. 2009, pp. 342–343.
130
[87] K. Souri, M. Kashmiri, and K. Makinwa, “A CMOS temperature sensor with
an energy-efficient zoom ADC and an inaccuracy of±0.25◦C (3σ) from –40◦C
to 125◦C,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, San
Francisco, CA, USA, Feb. 2010, pp. 310–311.
[88] F. Sebastiano, L. J. Breems, K. A. A. Makinwa, S. Drago, D. M. W.
Leenaerts, and B. Nauta, “A 1.2V 10µW NPN-based temperature sensor
in 65nm CMOS with an inaccuracy of ±0.2◦C (3σ) from –70◦C to 125◦C,” in
IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, San Francisco, CA,
USA, Feb. 2010, pp. 312–313.
[89] A. B. Grebene, Bipolar and MOS analog integrated circuit design. Hoboken,
NJ, USA: John Wiley & Sons, Inc., 2003.
[90] D. A. Johns and K. Martin, Analog integrated circuit design. New York,
NY, USA: John Wiley & Sons, Inc., 1997.
[91] N. M. Nguyen and R. G. Meyer, “Start-up and frequency stability in high-
frequency oscillators,” IEEE J. Solid-State Circuits, vol. 27, no. 5, pp. 810–
820, May 1992.
[92] A. S. Sedra and K. C. Smith, Microelectronic circuits, 4th ed. New York,
NY, USA: Oxford University Press, Inc., 1998.
[93] B. Razavi, RF microelectronics. Upper Saddle River, NJ, USA: Prentice
Hall PTR, 1998.
[94] K. Sundaresan, G. K. Ho, S. Pourkamali, and F. Ayazi, “Electronically tem-
perature compensated silicon bulk acoustic resonator reference oscillators,”
IEEE J. Solid-State Circuits, vol. 42, no. 6, pp. 1425–1434, Jun. 2007.
[95] J. Galan, R. G. Carvajal, A. Torralba, F. Mun˜oz, and J. Ramirez-Angulo,
“A low-power low-voltage OTA-C sinusoidal oscillator with a large tuning
range,” IEEE Trans. Circuits Syst. I, vol. 52, no. 2, pp. 283–291, Feb. 2005.
[96] A. Hajimiri, S. Limotyrakis, and T. H. Lee, “Jitter and phase noise in ring
oscillators,” IEEE J. Solid-State Circuits, vol. 34, no. 6, pp. 790–804, Jun.
1999.
[97] A. A. Abidi, “Phase noise and jitter in CMOS ring oscillators,” IEEE J.
Solid-State Circuits, vol. 41, no. 8, pp. 1803–1816, Aug. 2006.
[98] R. J. Baker, CMOS circuit design, layout, and simulation, 2nd ed. Hoboken,
NJ, USA: John Wiley & Sons, Inc., 2008.
[99] B. Kim, D. N. Helman, and P. R. Gray, “A 30-MHz hybrid analog/digital
clock recovery circuit in 2-µm CMOS,” IEEE J. Solid-State Circuits, vol. 25,
no. 6, pp. 1385–1394, Dec. 1990.
131
[100] I. A. Young, J. K. Greason, and K. L. Wong, “A PLL clock generator with 5
to 110 MHz of lock range for microprocessors,” IEEE J. Solid-State Circuits,
vol. 27, no. 11, pp. 1599–1607, Nov. 1992.
[101] J. G. Maneatis and M. A. Horowitz, “Precise delay generation using coupled
oscillators,” IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1273–1282, Dec.
1993.
[102] R. Navid, T. H. Lee, and R. W. Dutton, “Minimum Achievable Phase Noise
of RC oscillators,” IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 630–637,
Mar. 2005.
[103] B. Gilbert, “A versatile monolithic voltage-to-frequency converter,” IEEE J.
Solid-State Circuits, vol. SC-11, no. 6, pp. 852–864, Dec. 1976.
[104] A. A. Abidi and R. G. Meyer, “Noise in relaxation oscillators,” IEEE J.
Solid-State Circuits, vol. SC-18, no. 6, pp. 794–802, Dec. 1983.
[105] I. M. Filanovsky, “Remarks on design of emitter-coupled multivibrators,”
IEEE Trans. Circuits Syst., vol. 35, no. 6, pp. 751–755, Jun. 1988.
[106] A. Buonomo and A. L. Schiavo, “Analysis of emitter (source)-coupled multi-
vibrators,” IEEE Trans. Circuits Syst. I, vol. 53, no. 6, pp. 1193–1202, Jun.
2006.
[107] I. G. Finvers and I. M. Filanovsky, “Analysis of a source-coupled CMOS
multivibrator,” IEEE Trans. Circuits Syst., vol. 35, no. 9, pp. 1182–1185,
Sep. 1988.
[108] B. Song, H. Kim, Y. Choi, and W. Kim, “A 50% power reduction scheme
for CMOS relaxation oscillator,” in Proc. IEEE Asia Pacific Conf. ASICs,
Seoul, Korea, Aug. 1999, pp. 154–157.
[109] I. M. Filanovsky and C. J. M. Verhoeven, “Sinusoidal and relaxation os-
cillations in source-coupled multivibrators,” IEEE Trans. Circuits Syst. II,
vol. 54, no. 11, pp. 1009–1013, Nov. 2007.
[110] B. Razavi, “A study of phase noise in CMOS oscillators,” IEEE J. Solid-State
Circuits, vol. 31, no. 3, pp. 331–343, Mar. 1996.
[111] R. Poore, “Overview on phase noise and jitter,”May 2001. [Online]. Available:
http://cp.literature.agilent.com/litweb/pdf/5990-3108EN.pdf, cited May 18,
2010.
[112] D. B. Leeson, “A simple model of feedback oscillator noise spectrum,” Proc.
IEEE, vol. 54, no. 2, pp. 329–330, Feb. 1966.
[113] T. C. Weigandt, B. Kim, and P. R. Gray, “Analysis of timing jitter in CMOS
ring oscillators,” in Proc. IEEE Int. Symp. Circuits Syst., London, England,
May 1994, pp. 27–30.
132
[114] J. A. McNeill, “Jitter in ring oscillators,” IEEE J. Solid-State Circuits, vol. 32,
no. 6, pp. 870–879, Jun. 1997.
[115] A. Hajimiri and T. H. Lee, “A general theory of phase noise in electrical
oscillators,” IEEE J. Solid-State Circuits, vol. 33, no. 2, pp. 179–194, Feb.
1998.
[116] A. Demir, A. Mehrotra, and J. Roychowdhury, “Phase noise in oscillators: a
unifying theory and numerical methods for characterization,” IEEE Trans.
Circuits Syst. I, vol. 47, no. 5, pp. 655–674, May 2000.
[117] A. Demir, “Phase noise and timing jitter in oscillators with colored-noise
sources,” IEEE Trans. Circuits Syst. I, vol. 49, no. 12, pp. 1782–1791, Dec.
2002.
[118] V. Kratyuk, I. Vytyaz, U.-K. Moon, and K. Mayaram, “Analysis of supply
and ground noise sensitivity in ring and LC oscillators,” in Proc. IEEE Int.
Symp. Circuits Syst., Kobe, Japan, May 2005, pp. 5986–5989.
[119] F. Herzel and B. Razavi, “A study of oscillator jitter due to supply and
substrate noise,” IEEE Trans. Circuits Syst. II, vol. 46, no. 1, pp. 56–62,
Jan. 1999.
[120] C. Liu and J. A. McNeill, “Jitter in oscillators with 1/f noise sources,” in
Proc. IEEE Int. Symp. Circuits Syst., Vancouver, Canada, May 2004, pp.
773–776.
[121] F. Herzel, “An analytical model for the power spectral density of a voltage-
controlled oscillator and its analogy to the laser linewidth theory,” IEEE
Trans. Circuits Syst. I, vol. 45, no. 9, pp. 904–908, Sep. 1998.
[122] A. Hajimiri and T. H. Lee, The design of low noise oscillators. Boston, MA,
USA: Kluwer Academic Publishers, 1999.
[123] L. Lu, Z. Tang, P. Andreani, A. Mazzanti, and A. Hajimiri, “Comments on
“Comments on “A general theory of phase noise in electrical oscillators””,”
IEEE J. Solid-State Circuits, vol. 43, no. 9, p. 2170, Sep. 2008.
[124] L. Dai and R. Harjani, “Comparison and analysis of phase noise in ring
oscillators,” in Proc. IEEE Int. Symp. Circuits Syst., Geneva, Switzerland,
May 2000, pp. 77–80.
[125] Y. Ou, N. Barton, R. Fetche, N. Seshan, T. Fiez, U.-K. Moon, and K. Ma-
yaram, “Phase noise simulation and estimation methods: a comparative
study,” IEEE Trans. Circuits Syst. II, vol. 49, no. 9, pp. 635–638, Sep. 2002.
[126] S. Samadian and M. M. Green, “The effect of noise propagation on phase
noise in ring oscillators,” in Proc. IEEE Int. Symp. Circuits Syst., Seattle,
WA, USA, May 2008, pp. 1744–1747.
133
[127] L. Dai and R. Harjani, “Design of low-phase-noise CMOS ring oscillators,”
IEEE Trans. Circuits Syst. II, vol. 49, no. 5, pp. 328–338, May 2002.
[128] G. A. Rinco´n-Mora, Analog IC design with low-dropout regulators, 1st ed.
USA: McGraw-Hill Companies, Inc., 2009.
[129] R. G. H. Eschauzier and J. H. Huijsing, Frequency compensation techniques
for low-power operational amplifiers. Boston, MA, USA: Kluwer Academic
Publishers, 1995.
[130] P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and design
of analog integrated circuits, 4th ed. New York, NY, USA: John Wiley &
Sons, Inc., 2001.
[131] K. N. Leung and P. K. T. Mok, “Analysis of multistage amplifier–frequency
compensation,” IEEE Trans. Circuits Syst. I, vol. 48, no. 9, pp. 1041–1056,
Sep. 2001.
[132] P. R. Gray and R. G. Meyer, “MOS operational amplifier design – a tutorial
overview,” IEEE J. Solid-State Circuits, vol. SC-17, no. 6, pp. 969–982, Dec.
1982.
[133] S. K. Lau, P. K. T. Mok, and K. N. Leung, “A low-dropout regulator for SoC
with Q-reduction,” IEEE J. Solid-State Circuits, vol. 42, no. 3, pp. 658–664,
Mar. 2007.
[134] K. N. Leung and P. K. T. Mok, “A capacitor-free CMOS low-dropout regu-
lator with damping-factor-control frequency compensation,” IEEE J. Solid-
State Circuits, vol. 38, no. 10, pp. 1691–1702, Oct. 2003.
[135] R. K. Dokania and G. A. Rinco´n-Mora, “Cancellation of load regulation in
low drop-out regulators,” Electronic Letters, vol. 38, no. 22, pp. 1300–1302,
Oct. 2002.
[136] G. W. den Besten and B. Nauta, “Embedded 5 V-to-3.3 V voltage regulator
for supplying digital IC’s in 3.3 V CMOS technology,” IEEE J. Solid-State
Circuits, vol. 33, no. 7, pp. 956–962, Jul. 1998.
[137] P. Hazucha, T. Karnik, B. A. Bloechel, C. Parsons, D. Finan, and S. Borkar,
“Area-efficient linear regulator with ultra-fast load regulation,”IEEE J. Solid-
State Circuits, vol. 40, no. 4, pp. 933–940, Apr. 2005.
[138] C.-H. Lee, K. McClellan, and J. John Choma, “A supply-noise-insensitive
CMOS PLL with a voltage regulator using DC-DC capacitive converter,”
IEEE J. Solid-State Circuits, vol. 36, no. 10, pp. 1453–1463, Oct. 2001.
[139] J. M. Ingino and V. R. von Kaenel, “A 4 GHz clock system for a high-
performance system-on-a-chip design,” IEEE J. Solid-State Circuits, vol. 36,
no. 11, pp. 1693–1698, Nov. 2001.
134
[140] V. Gupta and G. A. Rinco´n-Mora, “A low dropout, CMOS regulator with
high PSR over wideband frequencies,” in Proc. IEEE Int. Symp. Circuits
Syst., Kobe, Japan, May 2005, pp. 4245–4248.
[141] ——, “A 5mA 0.6µm CMOS Miller-compensated LDO regulator with -27dB
worst-case power-supply rejection using 60pF of on-chip capacitance,” in
IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, San Francisco, CA,
USA, Feb. 2007, pp. 520–521.
[142] G. A. Rinco´n-Mora and P. E. Allen, “A low-voltage, low quiescent current,
low drop-out regulator,” IEEE J. Solid-State Circuits, vol. 33, no. 1, pp.
36–44, Jan. 1998.
[143] R. Buono, “MOSFET circuit ups regulator’s output current,”Electronic De-
sign, pp. 140–142, Feb. 1, 1996.
[144] T. Ooishi, Y. Komiya, K. Hamade, M. Asakura, K. Yasuda, K. Furutani,
T. Kato, H. Hidaka, and H. Ozaki, “A mixed-mode voltage down converter
with impedance adjustment circuitry for low-voltage high-frequency memo-
ries,” IEEE J. Solid-State Circuits, vol. 31, no. 4, pp. 575–585, Apr. 1996.
[145] V. Gupta, G. A. Rinco´n-Mora, and P. Raha, “Analysis and design of mono-
lithic, high PSR, linear regulators for SoC applications,” in Proc. IEEE Int.
SOC Conf., Milpitas, CA, USA, Nov. 2004, pp. 311–315.
[146] Dallas Semiconductor/Maxim, Appl. Note 883, “Improved power supply
rejection for IC linear regulators.” [Online]. Available: http://www.maxim-
ic.com/app-notes/index.mvp/id/883, cited May 20, 2010.
ISBN 978-952-60-3318-1
ISBN 978-952-60-3319-8 (PDF)
ISSN 1795-2239
ISSN 1795-4584 (PDF)
